## Introduction to Digital Logic

Prof. Nizamettin AYDIN
naydin@yildiz.edu.tr naydin@ieee.org

## Course Outline

## Digital Computers, Number Systems, Arithmetic Operations, Decimal Alphanumeric, and Gray Codes

Binary Logic, Gates, Boolean Algebra, Standard Form
Circuit Optimization, Two-Level Optimization, Map Manipulation, Multi-Level Circuit Optimization Additional Gates and Circuits, Other Gate Types, Exclusive-OR Operator and Gates, High-Impedance Outputs
Implementation Technology and Logic Design, Design Concepts and Automation, The Design Space, Design Procedure, The major design steps
6. Programmable Implementation Technologies: Read-Only Memories, Programmable Logic Arrays, Programmable Array Logic,Technology mapping to programmable logic devices
Combinational Functions and Circuit
Arithmetic Functions and Circuits
Sequential Circuits Storage Elements and Sequential Circuit Analysis
Sequential Circuits, Sequential Circuit Design State Diagrams, State Tables
Counters, register cells, buses, \& serial operations
12. Sequencing and Control, Datapath and Control, Algorithmic State Machines (ASM)
3. Memory Basics

## Introduction to Digital Logic

Lecture 10

## Sequential Circuits

Sequential Circuit Design

## The Design Procedure

- Specification
- Formulation

Obtain a state diagram or state table

- State Assignment
- Flip-Flop Input Equation Determination Select flip-flop types and derive flip-flop equations from next state entrie
- Output Equation Determination
- Derive output equations from output entries in the table
- Optimization

Optimize the equations

- Technology Mapping
- Find circuit from equations and map to flip-flops and gate technology
- Verification

Verify correctness of final design

## Specification

- Component Forms of Specification
- Written description
- Mathematical description
- Hardware description language*
- Tabular description*
- Equation description*
- Diagram describing operation (not just structure)*
- Relation to Formulation
- If a specification is rigorous at the binary level (marked with * above), then all or part of formulation may be completed


## Formulation: Finding a State Diagram

- A state is an abstraction of the history of the past applied inputs to the circuit (including power-up reset or system reset).
- The interpretation of "past inputs" is tied to the synchronous operation of the circuit. E. g., an input value (other than an asynchronous reset) is measured only during the setup-hold time interval for an edge-triggered flip-flop.
- Examples:
- State A represents the fact that a 1 input has occurred among the past inputs.
- State B represents the fact that a 0 followed by a 1 have occurred as the most recent past two inputs.


## Formulation: Finding a State Diagram

- In specifying a circuit, we use states to remember meaningful properties of past input sequences that are essential to predicting future output values.
- A sequence recognizer is a sequential circuit that produces a distinct output value whenever a prescribed pattern of input symbols occur in sequence, i.e, recognizes an input sequence occurence.
- We will develop a procedure specific to sequence recognizers to convert a problem statement into a state diagram.
- Next, the state diagram, will be converted to a state table from which the circuit will be designed.


## Sequence Recognizer Procedure

- To develop a sequence recognizer state diagram:
- Begin in an initial state in which NONE of the initial portion of the sequence has occurred (typically "reset" state)
Add a state that recognizes that the first symbol has occurred.
- Add states that recognize each successive symbol occurring.
- The final state represents the input sequence (possibly less the final input value) occurence.
- Add state transition arcs which specify what happens when a symbol not in the proper sequence has occurred.
Add other arcs on non-sequence inputs which transition to states that represent the input subsequence that has occurred.
- The last step is required because the circuit must recognize the input sequence regardless of where it occurs within the overall sequence applied since "reset."


## State Assignment

- Each of the $m$ states must be assigned a unique code
- Minimum number of bits required is $n$ such that

$$
n \geq\left\lceil\log _{2} m\right\rceil
$$

where $\lceil x\rceil$ is the smallest integer $\geq x$

- There are useful state assignments that use more than the minimum number of bits
- There are $2^{n}$ - $m$ unused states


## Sequence Recognizer Example

- Example: Recognize the sequence 1101

Note that the sequence 1111101 contains 1101 and "11" is a proper sub-sequence of the sequence.

- Thus, the sequential machine must remember that the first two one's have occurred as it receives another symbol.
- Also, the sequence 1101101 contains 1101 as both an initial subsequence and a final subsequence with some overlap, i. e., 1101101 or 1101101 .
- And, the 1 in the middle, 1101101 , is in both subsequences.
- The sequence 1101 must be recognized each time it occurs in the input sequence.


## Example: Recognize 1101

- Define states for the sequence to be recognized:
- assuming it starts with first symbol,
- continues through each symbol in the sequence to be recognized, and
- uses output 1 to mean the full sequence has occurred,
- with output 0 otherwise.
- Starting in the initial state (Arbitrarily named "A"):

Add a state that
recognizes the first "1."


State "A" is the initial state, and state "B" is the state which represents the fact that the "first" one in the input subsequence has occurred.
The output symbol " 0 " means that the full recognized sequence has not yet occurred.

## Example: Recognize 1101 (continued)

- After one more 1, we have:
- C is the state obtained
when the input sequence

- Finally, after 110 and a 1 , we have

- Transition arcs are used to denote the output function (Mealy Model)
- Output 1 on the arc from $D$ means the sequence has been recognized
- To what state should the arc from state D go? Remember: 1101101 ?


## Example: Recognize 1101 (continued)



- Clearly the final 1 in the recognized sequence 1101 is a sub-sequence of 1101. It follows a 0 which is not a sub-sequence of 1101 . Thus it should represent the same state reached from the initial state after a first 1 is observed. We obtain:


Example: Recognize 1101 (continued)


- The other arcs are added to each state for inputs not yet listed. Which arcs are missing?
- "0" arc from A
- "0" arc from B
- "1" arc from C
- "0" arc from D.

Example: Recognize 1101 (continued)


- The state have the following abstract meanings:
- A: No proper sub-sequence of the sequence has occurred.
- B: The sub-sequence 1 has occurred.
- C: The sub-sequence 11 has occurred.
- D: The sub-sequence 110 has occurred.
- The $1 / 1$ on the arc from D to B means that the last 1 has occurred and thus, the sequence is recognized.


## Example: Recognize 1101 (continued)

- State transition arcs must represent the fact that an input subsequence has occurred. Thus we get:

- Note that the 1 arc from state C to state C implies that State C means two or more 1's have occurred.


## Formulation: Find State Table

- From the State Diagram, we can fill in the State Table.
- There are 4 states, one input, and one output. We will choose the form with four rows, one for each current state.
- From State A, the 0 and input transitions have been filled in along with the outputs.



## Formulation: Find State Table

- From the state diagram, we complete the state table.

- What would the state diagram and state table look like for the Moore model?


## Example: Moore Model for Sequence 1101

- For the Moore Model, outputs are associated with states.
- We need to add a state "E" with output value 1 for the final 1 in the recognized input sequence.
- This new state E, though similar to B, would generate an output of 1 and thus be different from B.
- The Moore model for a sequence recognizer usually has more states than the Mealy model.


## Example: Moore Model (continued)

- We mark outputs on states for Moore model
- Arcs now show only state transitions
- Add a new state E to produce the output 1
- Note that the new state E produces the same behavior in the future as state B. But it gives a different output at the present time. Thus these states do represent a different abstraction of the input history.



## State Assignment - Example 1

| Present | Next |  | State |  |
| :---: | :---: | :---: | :---: | :---: |
| State | Output |  |  |  |
| $\mathbf{x}=\mathbf{0}$ | $\mathbf{x}=\mathbf{1}$ | $\mathbf{x}=\mathbf{0}$ | $\mathbf{x}=\mathbf{1}$ |  |
| A | A | B | $\mathbf{0}$ | $\mathbf{0}$ |
| B | A | B | $\mathbf{0}$ | $\mathbf{1}$ |

- How may assignments of codes with a minimum number of bits?
-Two

$$
\mathrm{A}=0, \mathrm{~B}=1 \quad \text { or } \quad \mathrm{A}=1, \mathrm{~B}=0
$$

- Does it make a difference?
-Only in variable inversion, so small, if any.


## State Assignment - Example 2

| Present | Next |  | State | Output |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| State | $\mathbf{x}=\mathbf{0}$ | $\mathbf{x}=\mathbf{1}$ | $\mathbf{x}=\mathbf{0}$ | $\mathbf{x}=\mathbf{1}$ |  |
| A | A | B | $\mathbf{0}$ | $\mathbf{0}$ |  |
| B | A | C | $\mathbf{0}$ | $\mathbf{0}$ |  |
| C | D | C | $\mathbf{0}$ | $\mathbf{0}$ |  |
| D | A | B | $\mathbf{0}$ | $\mathbf{1}$ |  |

- How may assignments of codes with a minimum number of bits?

$$
4 \times 3 \times 2 \times 1=24
$$

- Does code assignment make a difference in cost?

State Assignment - Example 2 (continued)

- Assignment 1: $\mathrm{A}=00, \mathrm{~B}=01, \mathrm{C}=10, \mathrm{D}=11$
- The resulting coded state table:

| Present | Next State <br> State |  | Output <br> $\mathbf{x}=0 \times 1$ <br> $x=0 \times 1$ |  |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 00 | 01 | 0 | 0 |
| 01 | 00 | 10 | 0 | 0 |
| 10 | 11 | 10 | 0 | 0 |
| 11 | 00 | 01 | 0 | 1 |

State Assignment - Example 2 (continued)

- Assignment 2: $\mathrm{A}=00, \mathrm{~B}=01, \mathrm{C}=11, \mathrm{D}=10$
- The resulting coded state table:

| Present <br> State | Next State$x=0 x=1$ |  | $\begin{gathered} \text { Output } \\ \mathrm{x}=0 \mathrm{x}=1 \end{gathered}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| 00 | 00 | 01 | 0 | 0 |
| 01 | 00 | 11 | 0 | 0 |
| 11 | 10 | 11 | 0 | 0 |
| 10 | 00 | 01 | 0 | 1 |

## Optimization: Example 2: Assignment 1

- Performing two-level optimization:
$\mathrm{D}_{1}=\mathrm{Y}_{1} \overline{\mathrm{Y}}_{2}+\mathrm{X} \overline{\mathrm{Y}}_{1} \mathrm{Y}_{2}$
$D_{2}=\bar{X} Y_{1} \bar{Y}_{2}+X \bar{Y}_{1} \bar{Y}_{2}+X Y_{1} Y_{2}$
$\mathrm{Z}=\mathrm{XY}_{1} \overline{\mathrm{Y}}_{2} \quad$ Gate Input Cost $=22$


Find Flip-Flop Input and Output Equations:

## Example 2 - Assignment 1

- Assume D flip-flops
- Interchange the bottom two rows of the state table, to obtain K-maps for $\mathrm{D}_{1}, \mathrm{D}_{2}$, and Z :

\[

\]

## Find Flip-Flop Input and Output Equations:

## Example 2 - Assignment 2

- Assume D flip-flops
- Obtain K-maps for $\mathrm{D}_{1}, \mathrm{D}_{2}$, and Z :


|  |  |  |  |
| :--- | :--- | :--- | :--- |
|  | X |  |  |
|  | 0 | 0 |  |
|  | 0 | 0 |  |
| $\mathrm{Y}_{1}$ | 0 | 0 | $\mathrm{Y}_{2}$ |
|  | 0 | 1 |  |
|  |  |  |  |

## Optimization: Example 2: Assignment 2

- Performing two-level optimization:

$\mathrm{D}_{1}=\mathrm{Y}_{1} \mathrm{Y}_{2}+\mathrm{XY}_{2}$
Gate Input Cost $=9$
$\mathrm{D}_{2}=\mathrm{X}-$ Select this state assignment for
$Z=X Y_{1} \bar{Y}_{2}$
completion of the design


## Map Technology



Mapped Circuit - Final Result


## Sequential Design: Example 3

- Design a sequential modulo 3 accumulator for 2-bit operands
- Definitions:
- Modulo $n$ adder - an adder that gives the result of the addition as the remainder of the sum divided by $n$
- Example: $2+2$ modulo $3=$ remainder of $4 / 3=1$
- Accumulator - a circuit that "accumulates" the sum of its input operands over time - it adds each input operand to the stored sum, which is initially 0 .
- Stored sum: $\left(\mathrm{Y}_{1}, \mathrm{Y}_{0}\right)$, Input: $\left(\mathrm{X}_{1}, \mathrm{X}_{0}\right)$, Output: $\left(\mathrm{Z}_{1}, \mathrm{Z}_{0}\right)$



## Example 3 (continued)

- Complete the state diagram:



## Example 3 (continued)

- Complete the state table

| $\mathbf{Y}_{\mathbf{1}} \mathbf{X}_{\mathbf{1}} \mathbf{X}_{\mathbf{0}}$ | 00 | 01 | 11 | 10 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{Y}_{1}(\mathrm{t}+1)$, <br> $\mathrm{Y}_{0}(\mathrm{t}+1)$ | $\mathrm{Y}_{1}(\mathrm{t}+1)$, <br> $\mathrm{Y}_{0}(\mathrm{t}+1)$ | $\mathrm{Y}_{1}(\mathrm{t}+1)$, <br> $\mathrm{Y}_{0}(\mathrm{t}+1)$ | $\mathrm{Y}_{1}(\mathrm{t}+1)$, <br> $\mathrm{Y}_{0}(\mathrm{t}+1)$ |  |
| $\mathrm{A}(00)$ | 00 |  | X |  |  |
| $\mathrm{B}(01)$ |  |  | X |  |  |
| $-(11)$ | X | X | X | X |  |
| $\mathrm{C} \mathrm{(10)}$ |  |  | X |  |  |

- State Assignment: $\left(\mathrm{Y}_{1}, \mathrm{Y}_{0}\right)=\left(\mathrm{Z}_{1}, \mathrm{Z}_{0}\right)$
- Codes are in gray code order to ease use of K-maps in the next step


## Example 3 (continued)

- Complete the state table

| $\mathbf{Y}_{1} \mathbf{X}_{1} \mathbf{X}_{0}$ | 00 | 01 | 11 | 10 |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \mathrm{Y}_{1}(\mathrm{t}+1), \\ & \mathrm{Y}_{0}(\mathrm{t}+1) \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline \mathrm{Y}_{1}(\mathrm{t}+1), \\ & \mathrm{Y}_{0}(\mathrm{t}+1) \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{Y}_{1}(\mathrm{t}+1), \\ & \mathrm{Y}_{0}(\mathrm{t}+1) \end{aligned}$ | $\begin{aligned} & \mathrm{Y}_{1}(\mathrm{t}+1), \\ & \mathrm{Y}_{0}(\mathrm{t}+1) \\ & \hline \end{aligned}$ |  |
| A (00) | 00 | 01 | X | 10 |  |
| B (01) | 01 | 10 | X | 00 |  |
| - (11) | X | X | X | X |  |
| C (10) | 10 | 00 | X | 01 |  |

- State Assignment: $\left(\mathrm{Y}_{1}, \mathrm{Y}_{0}\right)=\left(\mathrm{Z}_{1}, \mathrm{Z}_{0}\right)$
- Codes are in gray code order to ease use of K-maps in the next step


## Example 3 (continued)

- Find optimized flip-flop input equations for D flip-flops

- $\mathrm{D}_{1}=$
- $\mathrm{D}_{0}=$

Circuit - Final Result with AND, OR, NOT


## J-K Flip-flop

- Behavior
- Same as S-R flip-flop with J analogous to S and K analogous to R
- Except that $\mathrm{J}=\mathrm{K}=1$ is allowed, and
- For $\mathrm{J}=\mathrm{K}=1$, the flip-flop changes to the opposite state
- As a master-slave, has same "1s catching" behavior as S-R flip-flop
- If the master changes to the wrong state, that state will be passed to the slave
- E.g., if master falsely set by $\mathrm{J}=1, \mathrm{~K}=1$ cannot reset it during the current clock cycle

For actual use, see Reading Supplement - Design and Analysis Using J-K and T Flip-Flops


## T Flip-flop

- Behavior
- Has a single input $T$
- For $T=0$, no change to state
- For $\mathrm{T}=1$, changes to opposite state
- Same as a J-K flip-flop with $\mathrm{J}=\mathrm{K}=\mathrm{T}$
- As a master-slave, has same "1s catching" behavior as J-K flip-flop
- Cannot be initialized to a known state using the T input
- Reset (asynchronous or synchronous) essential



## Basic Flip-Flop Descriptors

- Used in analysis
- Characteristic table - defines the next state of the flip-flop in terms of flip-flop inputs and current state
- Characteristic equation - defines the next state of the flip-flop as a Boolean function of the flipflop inputs and the current state
- Used in design
- Excitation table - defines the flip-flop input variable values as function of the current state and next state

| D Flip-Flop Descriptors |
| :---: |
| - Characteristic Table D $\quad \mathbf{Q}(\mathbf{t}+\mathbf{1})$ Operation |
| $\begin{array}{lll}0 & 0 & \text { Reset } \\ 1 & 1 \\ \text { Sat } \\ \text { Sat }\end{array}$ |
| $\mathrm{Q}(t+1)=\mathrm{D}$ |
| - Excitation Table <br> Q(t+1) D Operation |
| $\begin{array}{llll}0 & 0 & \text { Resee } \\ 1 & \text { Sat }\end{array}$ |

## T Flip-Flop Descriptors

- Characteristic Table

| $\mathbf{T}$ | $\mathbf{Q}(\mathbf{t} \mathbf{1})$ | Operation |
| :---: | :---: | :--- |
| 0 | $Q(t)$ | No change |
| 1 | $\bar{Q}(t)$ | Complement |

- Characteristic Equation

$$
\mathrm{Q}(\mathrm{t}+1)=\mathrm{T} \oplus \mathrm{Q}
$$

- Excitation Table



## S-R Flip-Flop Descriptors

- Characteristic Table

| $\mathbf{S}$ | $\mathbf{R}$ | $\mathbf{Q ( t + 1 )}$ | Operation |
| :---: | :---: | :---: | :--- |
| 0 | 0 | $Q(t)$ | No change |
| 0 | 1 | 0 | Reset |
| 1 | 0 | 1 | Set |
| 1 | 1 | $?$ | Undefined |

- Characteristic Equation
$\mathrm{Q}(\mathrm{t}+1)=\mathrm{S}+\overline{\mathrm{R}} \mathrm{Q}, \mathrm{S} \cdot \mathrm{R}=0$


## J-K Flip-Flop Descriptors

- Characteristic Table

| $\mathbf{J}$ | $\mathbf{K}$ | $\mathbf{Q}(\mathbf{t} \mathbf{+ 1})$ | Operation |
| :---: | :--- | :---: | :--- |
| 0 | 0 | $Q(t)$ | No change |
| 0 | 1 | 0 | Reset |
| 1 | 0 | 1 | Set |
| 1 | 1 | $\bar{Q}(t)$ | Complement |

- Characteristic Equation
$\mathrm{Q}(\mathrm{t}+1)=\mathrm{J} \overline{\mathrm{Q}}+\overline{\mathrm{K}} \mathrm{Q}$
- Excitation Table
- Excitation Table

| $\mathbf{Q}(\mathbf{t})$ | $\mathbf{Q}(\mathbf{t} \mathbf{1})$ | $\mathbf{S}$ | $\mathbf{R}$ | Operation |
| :---: | :---: | :---: | :--- | :--- |
| 0 | 0 | 0 | X | No change |
| 0 | 1 | 1 | 0 | Set |
| 1 | 0 | 0 | 1 | Reset |
| 1 | 1 | X | 0 | No change |

$\mathbf{Q ( t )} \quad \mathbf{Q}(\mathbf{t}+\mathbf{1}) \mathbf{J} \mathbf{K}$ Operation

| 0 | 0 | 0 | X | No change |
| :--- | :--- | :--- | :--- | :--- |


| 0 | 1 | 1 | X | Set |
| :--- | :--- | :--- | :--- | :--- |

$100 \left\lvert\, \begin{array}{lll}\mathrm{X} & 1 & \text { Reset }\end{array}\right.$

$111 |$| X | 0 | No change |
| :--- | :--- | :--- | :--- | :--- |



