Introduction to Digital Logic

Prof. Nizamettin AYDIN

naydin@yildiz.edu.tr naydin@ieee.org

Course Outline

- 1. Digital Computers, Number Systems, Arithmetic Operations, Decimal, Alphanumeric, and Gray Codes
- 2. 3.
- 4.
- 5.
- Alphanumeric, and Gray Codes Binary Logic, Gates, Boolean Algebra, Standard Forms Circuit Optimization, Two-Level Optimization, Map Manipulation, Multi-Level Circuit Optimization Additional Gates and Circuits, Other Gate Types, Exclusive-OR Operator and Gates, High-Impedance Outputs Implementation Technology and Logic Design, Design Concepts and Automation, The Design Space, Design Procedure, The major design steps Programmable Implementation Technologies: Read-Only Memories, Programmable Logic devices Combinational Functions and Circuits 6.
- 7.
- 8. 9. 10. Arithmetic Functions and Circuits Sequential Circuits Storage Elements and Sequential Circuit Analysis Sequential Circuits, Sequential Circuit Design State Diagrams, State Tables
- 11.
- Counters, register cells, buses, & serial operations Sequencing and Control, Datapath and Control, Algorithmic State Machines (ASM) Memory Basics
- 12. 13.



Specification

- · Component Forms of Specification
 - Written description
 - Mathematical description
 - Hardware description language*
 - Tabular description*
 - Equation description*
 - Diagram describing operation (not just structure)*
- · Relation to Formulation
 - If a specification is rigorous at the binary level (marked with * above), then all or part of formulation may be completed

Formulation: Finding a State Diagram

- A state is an abstraction of the history of the past applied inputs to the circuit (including power-up reset or system reset).
 - The interpretation of "past inputs" is tied to the synchronous operation of the circuit. E. g., an input value (other than an asynchronous reset) is measured only during the setup-hold time interval for an edge-triggered flip-flop.

• Examples:

- State A represents the fact that a 1 input has occurred among the past inputs
- State B represents the fact that a 0 followed by a 1 have occurred as the most recent past two inputs.

Formulation: Finding a State Diagram

- In specifying a circuit, we use <u>states</u> to remember <u>meaningful properties</u> of past input sequences that are essential to predicting <u>future output values</u>.
- A sequence recognizer is a sequential circuit that produces a distinct output value whenever a prescribed pattern of input symbols occur in sequence, i.e, recognizes an input sequence occurence.
- We will develop a procedure <u>specific to sequence</u> recognizers to convert a problem statement into a <u>state</u> <u>diagram</u>.
- Next, the <u>state diagram</u>, will be converted to a <u>state table</u> from which the circuit will be designed.

Sequence Recognizer Procedure

- To develop a sequence recognizer state diagram:
- Begin in an initial state in which NONE of the initial portion of the sequence has occurred (typically "reset" state).
- Add a state that recognizes that the first symbol has occurred.
- Add states that recognize each successive symbol occurring.
 The final state represents the input sequence (possibly less the final input value) occurence.
- Add state transition arcs which specify what happens when a symbol *not* in the proper sequence has occurred.
- symbol *not* in the proper sequence has occurred.
 Add other arcs on non-sequence inputs which transition to states that represent the input subsequence that has occurred.
- that represent the input subsequence that has occurred. The last step is required because the circuit must recognize the input sequence regardless of where it occurs within the overall sequence applied since "reset.".

State Assignment

- Each of the *m* states must be assigned a unique code
- Minimum number of bits required is *n* such that
 - $n \ge \lceil \log_2 m \rceil$
 - where $\lceil x \rceil$ is the smallest integer $\ge x$
- There are useful state assignments that use more than the minimum number of bits
- There are 2^n *m* unused states

Sequence Recognizer Example

- Example: Recognize the sequence 1101
 - Note that the sequence 1111101 contains 1101 and "11" is a proper sub-sequence of the sequence.
- Thus, the sequential machine must remember that the first two one's have occurred as it receives another symbol.
- Also, the sequence 1101101 contains 1101 as both an initial subsequence and a final subsequence with some overlap, i. e., <u>1101</u>101 or 110<u>1101</u>.
- And, the 1 in the middle, 110<u>1</u>101, is in both subsequences.
- The sequence 1101 must be recognized each time it occurs in the input sequence.

















Example: Moore Model for Sequence 1101

- For the Moore Model, outputs are associated with states.
- We need to add a state "E" with output value 1 for the final 1 in the recognized input sequence.
- This new state E, though similar to B, would generate an output of 1 and thus be different from B.
- The Moore model for a sequence recognizer usually has *more states* than the Mealy model.































Comple	ete the s	state tab	le		
$\begin{array}{c} \mathbf{X}_{1}\mathbf{X}_{0} \\ \mathbf{Y}_{1}\mathbf{Y}_{0} \end{array}$	00	01	11	10	
- • `	$Y_1(t+1), Y_0(t+1)$	$Y_1(t+1), Y_0(t+1)$	$Y_1(t+1), Y_0(t+1)$	$Y_1(t+1), Y_0(t+1)$	
A (00)	00		X		
B (01)			Х		
- (11)	Х	X	Х	Х	
C (10)			X		

Example 3 (continued) Complete the state table								
$\begin{array}{c} X_1 X_0 \\ Y_1 Y_0 \end{array}$	00	01	11	10				
	$Y_1(t+1), Y_0(t+1)$	$Y_1(t+1), Y_0(t+1)$	$Y_1(t+1), Y_0(t+1)$	$Y_1(t+1), Y_0(t+1)$				
A (00)	00	01	Х	10				
B (01)	01	10	Х	00				
- (11)	Х	X	X	Х				
C(10)	10	00	X	01				

Codes are in gray code order to ease use of K-maps in the next step





Other Flip-Flop Types

- J-K and T flip-flops
 - -Behavior
 - -Implementation
- Basic descriptors for understanding and using different flip-flop types
 - -Characteristic tables
 - -Characteristic equations
 - -Excitation tables
- For actual use, see Reading Supplement Design and Analysis Using J-K and T Flip-Flops

J-K Flip-flop

- Behavior
 - Same as S-R flip-flop with J analogous to S and K analogous to $\ensuremath{\mathsf{R}}$
 - -<u>Except</u> that J = K = 1 is allowed, and
 - For J = K = 1, the flip-flop changes to the *opposite state* - As a master-slave, has same "1s catching" behavior as
 - S-R flip-flop
 - If the master changes to the wrong state, that state will be passed to the slave
 - E.g., if master falsely set by $J=1,\,K=1$ cannot reset it during the current clock cycle



















