## Q1

- What are the four main components of any general-purpose microprocessor?


## A1

## Q2

- At the integrated circuit level, what are the three principal constituents of a computer system?
-An arithmetic and logic unit (ALU)
- capable of operating on binary data;
-A control unit,
- which interprets the instructions in memory and causes them to be executed;
-Input and output (I/O) equipment
- operated by the control unit.


## Q3

- List and explain the key characteristics of a computer family.


## A3

-Similar or identical instruction set

- In many cases, the same set of machine instructions is supported on all members of the family. Thus, a program that executes on one machine will also execute on any other.
-Similar or identical operating system
- The same basic operating system is available for all family members.
- Increasing speed

The rate of instruction execution increases in going from lower to higher family members.
-Increasing Number of I/O ports
In going from lower to higher family members.

- Increasing memory size
- In going from lower to higher family members.
-Increasing cost
- In going from lower to higher family members.

Q4

- Consider a hypothetical 32-bit microprocessor having 32-bit instructions composed of two fields:
The first byte contains the opcode and the remainder the immediate operand or an operand address.
- a. What is the maximum directly addressable memory capacity (in bytes)?
-b. How many bits are needed for the program counter and the instruction register?


## A4

a. Address field of the instruction is 24 bits.
-Therefore the total memory capacity is $2^{24}=2^{4} \times 2^{20}=16$ Mbytes - ( $2^{20}$ is 1 Mega)
b. Because the address field of the instruction is 24 bits,
-The program counter must be at least 24 bits.
-If the instruction register is to contain the whole instruction, it will have to be 32-bits long

## A5

$$
\begin{aligned}
- \text { Clock cycle } & =1 / \text { Clock frequency } \\
\text { Clock cycle } & =1 / 8 \mathrm{MHz}=0.125 \times 10^{-6} \mathrm{~s} \\
& =125 \times 10^{-9} \mathrm{~s}=125 \mathrm{~ns}
\end{aligned}
$$

-Bus cycle $=$ number of clocks $\times$ Clock cycle Bus cycle $=4 \times 125 \mathrm{~ns}=500 \mathrm{~ns}$
-2 bytes transferred every 500 ns; thus

$$
\begin{aligned}
- \text { transfer rate } & =2 /\left(500 \times 10^{-9}\right)=2 /\left(5 \times 10^{-7}\right) \\
& =0.4 \times 10^{7}=4 \mathrm{MBytes} / \mathrm{sec}
\end{aligned}
$$

## Q6

An 8 bit microprocessor system has 9 address lines to address relevant memory locations.
a. Assuming that the data size is 1 byte, what is the address of the last memory location?
b. Design the required memory system using memory chips organized as $256 \times 8$ bits.

## A6

a. Because the processor has 9 address lines the total directly addressable memory size is $2^{9}=512$ Bytes.

A computer system has the following floating point format:

So, the address of the last memory

$$
1 \text { bit sign } 5 \text { bits biased exponent } 10 \text { bits mantissa }
$$

(bias can be taken as $2^{\text {(number of bits in exponet-1) }}-1$ )
-If the given number is 19.75, determine the following values:
-a. Corresponding binary number
-b. Corresponding hexadecimal number

- c. Corresponding 16 bit floating point number


## A7

a. $(19.75)_{10}=(10011.11)_{2}$
b. $(19.75)_{10}=(00010011.1100)_{2}=(13 . C)_{16}$
c. $(19.75)_{10}=(10011.11)_{2}=>\left(1.001111 \times 2^{000100}\right)$ biased exponential format $=(1.001111 \times 200100+01111)$
biased exponential format $=\left(1.001111 \times 2^{10011}\right)$
$S=0, \quad B E=10011, \quad M=0011110000$
$(19.75)_{10}=(0100110011110000)_{\text {float }}$

## Q8

- A given microprocessor has words of one byte.
What is the smallest and largest integer that can be represented in the following representation?
a. Unsigned
b. Sign magnitude
c. Ones complement
d. Twos complement
e. Binary coded decimal


## A8

The word size is 1 byte ( 8 bits). So,
a. $0 ; 255$
b. $\quad-127 ; 127$
c. $\quad-127 ; 127$
d. $\quad-128 ; 127$
e. $00 ; 99$

## Q9

- In a signed ( 2 s complement number system) addition, if the "carry in" and the "carry out" of the sign bit differ, there is an overflow.
a. Determine whether there is an overflow in the following operations or not. (use 4 bit 2 s complement numbers )

$$
4+3 ; \quad-7-6 ; \quad 5+7 ; \quad-3-2
$$

b. Design a circuit that whenever an overflow happens the output becames 1 , otherwise 0.

## A9.a

- If the "carry in" and the "carry out" of the sign bit differ, there is an overflow.

| operation |  | 4+3 |  | -7-6 |  | 5+7 |  | -3-2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Carry in |  | 0 |  | 0 |  | 1 |  | 1 |
|  |  | 0100 |  | 1001 |  | 0101 |  | 1101 |
|  | + | 0011 | + | 1010 | $+$ | 0111 | + | 1110 |
| Result |  | 0111 |  | 0011 |  | 1100 |  | 1011 |
| Cary out | 0 |  | 1 |  | 0 |  | 1 |  |
| overflow |  | no |  | yes |  | yes |  | no |

## A9.b

Truth table:

| $\mathbf{C}_{\mathbf{i}}$ | $\mathbf{C}_{\mathbf{o}}$ | $\mathbf{F}$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Overflow function:
$\mathrm{F}=\mathrm{C}_{\mathrm{i}} \mathrm{C}_{\mathrm{o}}+\mathrm{C}_{\mathrm{i}} \mathrm{C}_{\mathrm{o}}{ }^{\prime}=\mathrm{C}_{\mathrm{i}} \oplus \mathrm{C}_{\mathrm{o}}$

Implementation:


