Computer Architecture

Prof. Dr. Nizamettin AYDIN

naydin@yildiz.edu.tr nizamettinaydin@gmail.com

http://www.yildiz.edu.tr/~naydin

Computer Architecture

Instruction Level Parallelism and Superscalar Processors

Outline

- What is Superscalar?
- Superpipelining
- Limitations
 - Data Dependency
 - Procedural Dependency
- Resource Conflict
- Effect of Dependencies
- Instruction level parallelizm and machine level parallelism
- Instruction Issue Policy
- Antidependency
- Register Renaming
- Machine Parallelism

What is Superscalar?

- A superscalar implementation of a processor architecture is one in which...
 - common instructions (arithmetic, load/store,
 - conditional branch) can be
 - initiated simultaneously and
 - · executed independently
- Superscalar approach can be equally applicable to RISC & CISC
- In practice usually RISC

Why Superscalar?

- The term superscalar refers to a machine that is designed to improve the performance of the execution of scalar instructions
- In most applications, most operations are on scalar quantities
- Improve these operations to get an overall improvement
- Essence of the superscalar approach is the ability to execute instructions independently in different pipelines



• Superscalar allows parallel fetch execute



Limitations

- Superscalar approach depends on the ability to execute multiple instructions in parallel
- Instruction level parallelism refers to the degree to which, on average, the instructions of a program can be executed in parallel
- To maximize instruction-level parallelism:
 - Compiler based optimisation
 - Hardware techniques
- Fundamental limitations to parallelism:
 True data dependency
 - True data dependency
 Procedural dependency
 - Procedural depende
 Resource conflicts
 - Resource connects
 Output dependency
 - Antidependency

True Data Dependency

- A true data dependency occurs when an instruction depends on the result of a previous instruction
- Consider the following sequence: ADD r1, r2 (r1 := r1+ r2;) MOVE r3,r1 (r3 := r1;)
- Can fetch and decode second instruction in parallel with first
 - However, can NOT execute the second instruction until the first one is finished
- Also called flow dependency or write-read dependency



Procedural Dependency

- The presence of branches in an instruction sequence complicates the pipeline operation
- The instruction following a branch

 have a procedural dependency on the branch and
 can not be executed until the branch is executed
- Also, if instruction length is not fixed, instructions have to be decoded to find out how many fetches are needed
- · This prevents simultaneous fetches



Resource Conflict

- A resource conflict is...
 - a competition of two or more instructions requiring access to the same resource at the same time
 e.g. two arithmetic instructions
- In terms of pipeline it exhibits similar behavior to a data dependency
- However, resource conflict can be overcome by duplication of resources
 - e.g. have two arithmetic units







Instruction level parallelizm and machine level parallelizm

- Machine Parallelism is a measure of the... – ability to take advantage of instruction level parallelism
- It is determined by ...
 - the number of instructions that can be fetched and executed at the same time
 - (number of parallel pipelines)
 - the speed and sophistication of the mechanisms that the processor uses to find independent instructions
- Both instruction level and machine level paralellizm are important factors in enhancing performance

Instruction Issue Policy

- Instruction issue is the process of initiating instruction execution in the processor's functional units
- Instruction issue policy is the protocol to issue instructions
- The processor is trying to look ahead of the current point of execution to locate instructions that can be brought into the pipeline and executed
- Three types of orderings are important:
 - Order in which instructions are fetched
 - Order in which instructions are executed
 - Order in which instructions change registers and memory

Instruction Issue Policy

- In general, instruction issue policies can be devided into the following categories:
 - In-order issue with in-order completion
 - In-order issue with out-of-order completion
 - Out-of-order issue with out-of-order completion

In-Order Issue with In-Order Completion

- · Issue instructions in the order they occur
- Not very efficient .
- May fetch >1 instruction
- Instructions must stall if necessary .
- . Next slide is an example to this policy
 - Assume a superscale pipeline ... capable of fetching and decoding 2 instructions at a time,
 - have 3 seperate functional unit, and
 - two instances of the write-back pipeline stage
- · Example assumes the following constraints
 - I1 requires 2 cycles to execute
 - I3 and I4 conflict for the same functional unit I5 depends on the value produced by I4
 - 15 and 16 conflict for a functional unit







- When an interrupt happens, instruction execution at the current
- point is suspended, to be resumed later







Register Renaming

- Output and antidependencies occur because register contents may not reflect the correct ordering from the program
- May result in a pipeline stall
- One solution is duplication of resources: - called register renaming
- Registers allocated dynamically by the processor hardware, and they are associated with the values needed by instructions at various points in time.
 - i.e. registers are not specifically named

Register Renaming example

I1: $R3_b \leftarrow R3_a + R5_a$ I2: $R4_b \leftarrow R3_b + 1$ I3: $R3_c \leftarrow R5_a + 1$ I4: $R7_a \leftarrow R3_c + R4_b$

- Without subscript refers to logical register in instruction
- With subscript is hardware register allocated
- In this example, the creation of R3, in I3 avoids... the antidependency on the 2nd instruction and output dependency on the 1st instruction,
- and it does not interfere with the correct value being accessed by I4.
- The result is that 13 can be issued until the 1st instruction is complete and the 2nd instruction is issued

Machine Parallelism

- 3 hardware techniques in superscalar processors to enhance performance:
 - Duplication of Resources
 - Out of order issue
 - Renaming
- Next slide shows results of a study, made use of a simulation that modeled a machine with the characteristic of the MIPS R2000. augmented with various superscalar features





Superscalar Implementation

- Simultaneously fetch multiple instructions
- Logic to determine true dependencies involving register values
- Mechanisms to communicate these values
- Mechanisms to initiate multiple instructions in parallel
- Resources for parallel execution of multiple instructions
- Mechanisms for committing process state in correct order

Pentium 4

- 80486 CISC
- Pentium some superscalar components – Two separate integer execution units
- Pentium Pro Full blown superscalar
- Subsequent models refine & enhance superscalar design



Pentium 4 Operation

- · Fetch instructions form memory in order of static program
- Translate instruction into one or more fixed length RISC instructions (micro-operations)
- Execute micro-ops on superscalar pipeline - micro-ops may be executed out of order
- Commit results of micro-ops to register set in original program flow order
- · Outer CISC shell with inner RISC core
- Inner RISC core pipeline at least 20 stages – Some micro-ops require multiple execution stages
 - Some micro-ops require multiple execution state
 Longer pipeline
 c.f. five stage pipeline on x86 up to Pentium



Copyright 2000 N. AYDIN. All rights reserved.













Copyright 2000 N. AYDIN. All rights reserved.

PowerPC

- Direct descendent of IBM 801, RT PC and RS/6000
- All are RISC
- RS/6000 first superscalar
- PowerPC 601 superscalar design similar to RS/6000
- Later versions extend superscalar concept







