### **Computer Architecture**

Prof. Dr. Nizamettin AYDIN

naydin@yildiz.edu.tr nizamettinaydin@gmail.com

http://www.yildiz.edu.tr/~naydin

### **Computer Architecture**

## **RISC** Characteristics

### Outline

- Major Advances in Computers
- Comparison of processors
- Driving force for CISC
- Execution Characteristics
- Large Register File
- Registers for Local Variables
- Global Variables
- Compiler Based Register Optimization
- Graph Coloring
- Register Optimization
- RISC Characteristics
- RISC Pipelining

### **Major Advances in Computers**

- The family concept
  - IBM System/360 1964– DEC PDP-8
  - Separates architecture from implementation
- Microporgrammed control unit
- Idea by Wilkes 1951
   Produced by IBM S/360 1964
- Produced by IBM S/360 I
  Cache memory
- IBM S/360 model 85 1969
- · Solid State RAM
- Microprocessors
- Intel 4004 1971
- Pipelining

   Introduces parallelism into fetch execute cycle
- Multiple processors

### RISC

- Reduced Instruction Set Computer (RISC)
- · Key features
  - Large number of general purpose registers
  - And/or use of compiler technology to optimize register usage
  - Limited and simple instruction set
  - Emphasis on optimising the instruction pipeline

### **Comparison of processors**

		dex Instructi ISC)Compu		Reduced I Set (RISC)	nstruction Computer		Superscalar	
Characteristic	IBM 370/168	VAX 11/780	Intel 80486	SPARC	MIPS R4000	PowerPC	Ultra SPARC	MIPS R10000
Year developed	1973	1978	1989	1987	1991	1993	1996	1996
Number of instructions	208	303	235	69	94	225		
Instruction size (bytes)	2-6	2-57	1-11	4	4	4	4	4
Addressing modes	4	22	11	1	1	2	1	1
Number of general- purpose registers	16	16	8	40 - 520	32	32	40 - 520	32
Control memory size (Kbits)	420	480	246	-	-	-	-	-
Cache size (KBytes)	64	64	8	32	128	16-32	32	64

Copyright 2000 N. AYDIN. All rights reserved.

### **Driving force for CISC**

- Complex Instruction Set Computer (CISC)
- · Software costs far exceed hardware costs
- · Increasingly complex high level languages
- Major cost in the lifecycle of a system is software, not hardware
- · Systems have also an element of unreliability It is common for programs, both system and application, to continue to exhibit new bugs after years of operation
- · Response from researchers and industry has been to develop ever more powerful and complex high-level programming languages
  - HLLs allow programmers to express algorithms more concisely

### **Driving force for CISC**

- This solution gave rise to another problem:
- Semantic gap, which is
  - difference between the operations provided in HLLs and those provided in computer architecture
  - Symptoms of this gan.
  - Execution inefficiency
  - · Excessive machine program size
  - · Compiler complexity

### Processor designers response:

- Architectures intended to close this gap, such as...
  - · Large instruction sets
  - · More addressing modes
  - Hardware implementations of HLL statements
    - e.g. CASE (switch) on VAX

### **Intention of CISC**


Complex instruction sets are intended to ...

- Ease the task of compiler writer
- Improve execution efficiency
  - Complex operations can be implemented in microcode
- Provide support for more complex HLLs

#### **Execution Characteristics** Studies have been done over the years to determine the characteristics and patterns of execution of machine instructions generated from HLL programs The results of these studies inspired some researchers to look for a different approach: To make the architecture that supports the HLL simpler, rather than more complex The aspects of computation of interest are as follows: Operations performed Determine the functions to be performed by the processor and its interaction with memory

- Operands used
- Determine the memory organization for storing them and the addressing modes for accessing them
- Execution sequencing
- · Determines the control and pipeline organization

prog Dyn	grams. amic st table ir	udies a	ire meas	ured d	uring th	e exec	the behavior of HLL rution of the program various statement types in an
	Dyn: Occur		Macl		Mem Refer		<ul> <li>Assignments</li> </ul>
	Pascal	С	Pascal	С	Pascal	С	<ul> <li>Movement of data</li> </ul>
ASSIGN	45%	38%	13%	13%	14%	15%	<ul> <li>Conditional statements</li> </ul>
LOOP	5%	3%	42%	32%	33%	26%	(IF, LOOP)     Sequence control
CALL	15%	12%	31%	33%	44%	45%	· Procedure call-return is
IF	29%	43%	11%	21%	7%	13%	very time consuming
GOTO	-	3%	_	_	_	_	<ul> <li>Depends on number of</li> </ul>
OTHER	6%	1%	3%	1%	2%	1%	<ul> <li>parameters passed</li> <li>Depends on level of nesting</li> </ul>



Copyright 2000 N. AYDIN. All rights reserved.

### Implications

- Best support is given by optimising most used and most time consuming features
- · Large number of registers
  - Operand referencing
- Careful design of pipelines – Branch prediction etc.
- Simplified (reduced) instruction set

### Large Register File

- Software solution
  - Require compiler to allocate registers
  - Allocate based on most used variables in a given time
  - Requires sophisticated program analysis
- Hardware solution
  - Have more registers
  - Thus more variables will be in registers

### **Registers for Local Variables**

- · Store local scalar variables in registers
- Reduces memory access
- Every procedure (function) call changes locality
- · Parameters must be passed
- · Results must be returned
- Variables from calling programs must be restored

### **Global Variables**

- There are two options for storing variables declared as global in an HLL:
  - Allocated by the compiler to memory
    - · Instructions will use memory-reference operands
    - Inefficient for frequently accessed variables
  - Have a set of registers for global variables
    - Fixed in number
    - Available to all procedures
    - Increased hardware burden
    - Compiler must decide which global variables should be assigned to registers

# **Registers v Cache**

Large Register File	Cache
All local scalars	Recently-used local scalars
Individual variables	Blocks of memory
Compiler-assigned global variables	Recently-used global variables
Save/Restore based on procedure nesting depth	Save/Restore based on cache replacement algorithm
Register addressing	Memory addressing

- Adressing overhead
  - Large based register file is superior

## **Compiler Based Register Optimization**

- Assume small number of registers (16-32)
- Optimized register usage is the responsibility of the compiler
- · HLL programs have no explicit references to registers
- The objective of compiler is to keep the operands for as many computations as possible in registers to minimize load-and-store operations
- Following approach is taken:


   Assign symbolic or virtual register to each candidate variable
  - Compiler maps (unlimited) symbolic registers to a fix number of real registers
  - Symbolic registers that do not overlap can share the same real registers
  - If you run out of real registers some variables use memory

### **Graph Coloring**

- The essence of the optimization task is to decide which quantities are to be assigned to registers at any given point in the program
- The technique commonly used in RISC compilers is known as graph coloring:
  - Given a graph of nodes and edges
  - Assign a color to each node such that.. Adjacent nodes have different colors Use minimum number of colors
- Graph coloring is adapted to the compiler problem as follows: Nodes of the graph are symbolic registe
  - Two registers that are live in the same program fragment are joined by an edge
  - Try to color the graph with n colors, where n is the number of real registers
  - Nodes that share the same color can be assigned to the same register
  - Nodes that can not be colored are placed in memory

### **Graph Coloring Approach**

- Assume a program with 6 symbolic registers to be compiled into 3 actual registers
- A possible coloring with 3 colors is indicated.
- One symbolic register, F, is left uncolored and must be used dealt with using loads and stores



### **Register Optimization**

- There is a trade of between...
  - Use of large set of registers and ...
  - Compiler-based register optimization
- In one study, reported that ...
  - With a simple register optimization, there is little benefit to the use of more than 64 registers
  - With reasonably sofisticated register optimization techniques, there is only marginal performance improvement with more than 32 registers

### Why CISC (1)?

- Two principle reasons:
  - Compiler simplification?
    - Disputed...
    - · Complex machine instructions harder to exploit
    - · Optimization more difficult
  - Smaller programs?
    - Program takes up less memory but...
    - · Memory is now cheap
    - · May not occupy less bits, just look shorter in symbolic form
      - More instructions require longer op-codes
      - Register references require fewer bits

## Why CISC (2)?

- Faster programs?
  - Bias towards use of simpler instructions
  - More complex control unit
  - Microprogram control store larger
  - thus simple instructions take longer to execute
- It is far from clear that CISC is the appropriate solution

### **RISC Characteristics**

- Common characteristics of RISC are:
  - One instruction per cycle
  - Register to register operations
  - -Few, simple addressing modes
  - Few, simple instruction formats
  - Hardwired design (no microcode)
  - Fixed instruction format
  - More compile time/effort


### **RISC v CISC**


- Not clear cut
- Many designs borrow from both philosophies
- More recent RISC designs are no longer pure RISC
- More recent CISC designs are no longer pure CISC


-e.g. PowerPC and Pentium II

### **RISC** Pipelining

- Most instructions are register to register
- An instruction cycle has two phases of execution:
   I: Instruction fetch
   E: Execute
  - Performs an ALU operation with register input and output
- For load and store operations, there are three stages:
  - I: Instruction fetch
  - E: Execute
  - Calculates memory address
  - D: Memory
    - · Register to memory or memory to register operation









### **Optimization of Pipelining**


- Pipelining in RISC is efficient.
- The reason for this is that...
  - RISC instructions are simple and regular
- However branch dependencies reduce the overall execution rate
- To compensate for these dependencies ... – some code recognition techniques have been developed
- Delayed branch
  - Does not take effect until after execution of following instruction
  - This following instruction is the delay slot
  - Illustrated in next slide


### Normal and Delayed Branch

Address	Normal Branch	Delayed Branch	Optimized Delayed Branch
100	LOADX, rA	LOADX, rA	LOADX, rA
101	ADD 1, rA	ADD 1, rA	JUMP 105
102	JUMP 105	JUMP 106	ADD 1, rA
103	ADD rA, rB	NOOP	ADD rA, rB
104	SUB rC, rB	ADD rA, rB	SUB rC, rB
105	STORE rA, Z	SUB rC, rB	STORE rA, Z
106		STORE rA, Z	









Copyright 2000 N. AYDIN. All rights reserved.

### Controversy

- Quantitative
  - compare program sizes and execution speeds
- Qualitative
  - examine issues of high level language support and use of VLSI real estate
- Problems
  - No pair of RISC and CISC that are directly comparable
  - No definitive set of test programs
  - Difficult to separate hardware effects from complier effects
  - Most comparisons done on "toy" rather than production machines
  - Most commercial devices are a mixture


### **MIPS R4000**

- 1st commercial RISC chip developed by MIPS Technology inch
- MIPS R2000 and R3000, are 32 bit RISC processors
- MIPS R4000 is 64 bit processor
- R4000 is partitioned into two sections: – One contains CPU
- The other contains the coprocessor for memory management
- 32 64 bit registers
- Upto 128 Kbytes of high-speed cache

OP	Description	OP	Description
	Load/Store Instructions		Multiply/Divide Instructions
B	Load Byte	MULT	Multiply
BU	Load Byte Unsigned	MULTU	Multiply Unsigned
Н	Load Halfword	DIV	Divide
HU	Load Halfword Unsigned	DIVU	Divide Unsigned
W	Load Word	MFHI	Move From HI
WL	Load Word Left	MTHI	Move To HI
WR	Load Word Right	MFLO	Move From LO
В	Store Byte	MTLO	Move To LO
H	Store Halfword		Jump and Branch Instructions
W	Store Word	J	Jump
WL	Store Word Left	JAL	Jump and Link
WR	Store Word Right	JR	Jump to Register

Instruction set						
Ari ADDI ADDIU SLTI SLTIU SLTIU ANDI ORI XORI LUI	thmetic Instructions (ALU Immediate) Add Immediate Add Immediate Unsigned Set on Less Than Immediate Set on Less Than Immediate Unsigned AND Immediate OR Immediate Exclusive-OR Immediate Load Upper Immediate	JALR BEQ BNE BLEZ BGTZ BLTZ BGEZ BLTZAL BGEZAL	Jump and Link Register Branch on Ne Equal Branch on Ne Equal Branch on Less Than or Equal to Zero Branch on Greater Than Zero Branch on Greater Than a Cetual to Zero Branch on Greater Than or Equal to Zero And Link			

Instruction set					
Ari	thmetic Instructions (3-operand, R-type)		Coprocessor Instructions		
ADD	Add	LWCz	Load Word to Coprocessor		
ADDU	Add Unsigned	SWCz	Store Word to Coprocessor		
SUB	Subtract	MTCz	Move To Coprocessor		
SUBU	Subtract Unsigned	MFCz	Move From Coprocessor		
SLT	Set on Less Than	CTCz	Move Control To Coprocessor		
SLTU	Set on Less Than Unsigned	CFCz	Move Control From Coprocessor		
AND	AND	COPz	Coprocessor Operation		
OR	OR	BCzT	Branch on Coprocessor z True		
XOR NOR	Exclusive-OR NOR	BCzF	Branch on Coprocessor z False Special Instructions		
	Shift Instructions	SYSCALL	System Call		
SLL	Shift Left Logical	BREAK	Break		
SRL	Shift Right Logical				
SRA	Shift Right Arithmetic				
SLLV	Shift Left Logical Variable				
SRLV	Shift Right Logical Variable				
SRAV	Shift Right Arithmetic Variable				



Copyright 2000 N. AYDIN. All rights reserved.