### **Computer Architecture**

Prof. Dr. Nizamettin AYDIN

naydin@yildiz.edu.tr nizamettinaydin@gmail.com

http://www.yildiz.edu.tr/~naydin

### **Computer Architecture**

# **Control Unit Operation**

### Outline

- Control Unit Operation
  - Major Advances in Computers
  - Micro-Operations
  - Constituent Elements of Program Execution
  - Basic Functional Elements of Processor
  - Types of Micro-operation
  - Functions of Control Unit
  - Control Signals
  - Internal Processor Organization

### **Major Advances in Computers(1)**

- The family concept
  - IBM System/360 1964
  - DEC PDP-8
  - Separates architecture from implementation
- · Microprogrammed control unit
  - Idea by Wilkes 1951
  - Produced by IBM S/360 1964
- Cache memory
  - IBM S/360 model 85 1969

### **Major Advances in Computers(2)**

- Solid State RAM
- Microprocessors - Intel 4004 1971
- Pipelining – Introduces parallelism into fetch execute cycle
- Multiple processors

### Functional requirements for a processor

The following list determines what a processor must do:

- Operations (opcodes)
- Addressing modes
- Registers
- I/O module interfaces
- Memory module interfaces
- Interrupt processing structure

### Question is:

how the verious elements of the processor are controlled to provide these functions?

### **Micro-Operations**

- A computer executes a program – Program cycle
- A program is a collection of - instruction cycles
- An instruction cycle is made of – Fetch and execute cycles
- Each cycle has a number of steps - Called micro-operations
- Each step does very little - Atomic operation of CPU

# Constituent Elements of Program Execution

# Fetch Cycle – (relevant Registers)

# Memory Address Register (MAR) - Connected to address bus

- Specifies address for read or write op
- Memory Buffer Register (MBR)
  - Connected to data busHolds data to write or last data read
- Program Counter (PC)
   Holds address of next instruction to be fetched
- Instruction Register (IR)
  - Holds last instruction fetched



### **Fetch Sequence**

- Address of next instruction is in PC
- Address (MAR) is placed on address bus
- Control unit issues READ command
- Result (data from memory) appears on data bus
- Data from data bus copied into MBR
- PC incremented by 1 (in parallel with data fetch from memory)
- Data (instruction) moved from MBR to IR
- MBR is now free for further data fetches

### **Fetch Sequence (symbolic)**

- t1: MAR <- (PC)
- t2: MBR <- (memory) PC <- (PC) +1
- t3: IR <- (MBR)
  - (tx = time unit/clock cycle)
- or
- t1: MAR <- (PC)
- t2: MBR <- (memory)
- t3: PC <- (PC) +1 IR <- (MBR)

### **Rules for Clock Cycle Grouping**

- Proper sequence must be followed
   MAR <- (PC) must precede MBR <- (memory)</li>
- · Conflicts must be avoided
  - Must not read & write same register at same time
  - MBR <- (memory) & IR <- (MBR) must not be in same cycle</li>
- Also: PC <- (PC) +1 involves addition
  - Use ALU
  - May need additional micro-operations

### **Indirect Cycle**

- MAR <- (IR<sub>address</sub>) address field of IR
- MBR <- (memory)
- IR<sub>address</sub> <- (MBR<sub>address</sub>)
- MBR contains an address
- IR is now in same state as if direct addressing had been used
- (What does this say about IR size?)

### **Interrupt Cycle**

- t1: MBR <-(PC)
- t2: MAR <- save-address PC <- routine-address
- t3: memory <- (MBR)
- This is a minimum - May be additional micro-ops to get addresses

### **Execute Cycle (ADD)**

- Different for each instruction

   e.g. ADD R1,X add the contents of location X to Register 1, result in R1
- t1: MAR <- (IR<sub>address</sub>)
- t2: MBR <- (memory)
- t3: R1 <- R1 + (MBR)
- Note no overlap of micro-operations

### Execute Cycle (ISZ)

- ISZ X increment and skip if zero
- t1: MAR <- (IR<sub>address</sub>)
- t2: MBR <- (memory)
- t3: MBR <- (MBR) + 1
- t4: memory <- (MBR) if (MBR) == 0 then PC <- (PC) + 1

## **Execute Cycle (BSA)**

- BSA X Branch and save address

   Address of instruction following BSA is saved in X
   Execution continues from X+1
- t1: MAR <- (IR<sub>address</sub>) MBR <- (PC)
- t2: PC <- (IR<sub>address</sub>) memory <- (MBR)
- t3: PC <- (PC) + 1

### **Instruction Cycle**

- Each phase decomposed into sequence of elementary micro-operations
- E.g. fetch, indirect, and interrupt cycles
- Execute cycle – One sequence of micro-operations for each opcode
- Need to tie sequences together
- Assume new 2-bit register
  - Instruction cycle code (ICC) designates which part of cycle processor is in
    - 00: Fetch
    - 01: Indirect 10: Execute
    - 10: Execute 11: Interrupt



### **Basic Funcional Elements of Processor**

- ALU
- Registers
- · Internal data paths
- External data paths
- Control Unit

### **Types of Micro-operation**

- Transfer data between registers
- Transfer data from register to external
- Transfer data from external to register
- Perform arithmetic or logical operations

### **Functions of Control Unit**

- Sequencing
  - Causing the CPU to step through a series of micro-operations
- Execution
  - Causing the performance of each micro-op
- This is done using Control Signals



### **Control Signals**

- Clock
  - One micro-instruction (or set of parallel microinstructions) per clock cycle
- Instruction register
  - Op-code for current instruction
  - Determines which micro-instructions are performed
- Flags
  - State of CPU
  - Results of previous operations
- From control bus
  - Interrupts
  - Acknowledgements

### **Control Signals - output**

- · Control signals within CPU
  - Cause data movement
  - Activate specific functions
- Control signals to control bus
  - To memory
  - To I/O modules

# **Example Control Signal Sequence-Fetch**

- MAR <- (PC)
  - Control unit activates signal to open gates between PC and MAR
- MBR <- (memory)
  - Open gates between MAR and address bus
  - Memory read control signal
  - Open gates between data bus and MBR



Micro-operations	Timing	Active Contro Signals
Fetch:	$t_1: MAR \leftarrow (PC)$	C2
	$t_2$ : MBR \leftarrow Memory PC \leftarrow (PC) + 1	C <sub>5</sub> , C <sub>R</sub>
	$t_3: IR \leftarrow (MBR)$	C <sub>4</sub>
Indirect:	$t_1: MAR \leftarrow (IR(Address))$	C <sub>8</sub>
	t₂: MBR ← Memory	C5, CR
	$t_3: IR(Address) \leftarrow (MBR(Address))$	C <sub>4</sub>
Interrupt:	$t_1: MBR \leftarrow (PC)$	C <sub>1</sub>
	t <sub>2</sub> : MAR ← Save-address	
	$PC \leftarrow Routine-address$	
	t <sub>3</sub> : Memory ← (MBR)	C <sub>12</sub> , C <sub>W</sub>

### **Internal Processor Organization**

- Usually a single internal bus
- Gates control movement of data onto and off the bus
- Control signals control data transfer to and from external systems bus
- Temporary registers needed for proper operation of ALU













Copyright 2000 N. AYDIN. All rights reserved.

