Computer Architecture

Prof. Dr. Nizamettin AYDIN

naydin@yildiz.edu.tr nizamettinaydin@gmail.com

http://www.yildiz.edu.tr/~naydin

Computer Architecture

CPU Structure and Function

Outline

- CPU Structure
 - Registers
 - Instruction Cycle
 - Data Flow
 - Instruction Pipelining
 - Dealing with conditional Branches



Registers

- Top level of memory hierarchy
- Temporary storage
- User-visible registers
 - Enable the machine- or assembly language programmer to minimize main memory references by optimizing use of registers
- · Control and status registers
 - Used by the control unit to control the operation of the processor and by priviliged, operating system programs to control the execution of programs

Registers

- User Visible Registers
- General Purpose registers
- Data registers
- Address registers
- Condition Codes (flags)
- Control & Status Registers
 - Program Counter (PC)
 - Contains the address of an instruction to be fetched - Instruction Decoding Register (IR)
 - Contains the instruction most recently fetched – Memory Address Register (MAR)
 - Contains the address of location in memory
 - Memory Buffer Register (MBR)
 - Contains a word or data to be written to memory or the word most recently read

Copyright 2000 N. AYDIN. All rights reserved.













Copyright 2000 N. AYDIN. All rights reserved.

Data Flow (Execute)

- May take many forms
- · Depends on instruction being executed
- May include
 - Memory read/write
 - Input/Output
 - Register transfers
 - ALU operations

Data Flow (Interrupt)

- Current PC saved to allow . resumption after interrupt
- Contents of PC copied to MBR
- MBR written to memory
- PC loaded with address of . interrupt handling routine
- Next instruction (first of interrupt handler) can be fetched



Some strategies to increase the computer performance

- Faster circuitry
- Multiple registers
- Cache memory
- Parallel processing
- Pipelining
- Etc...
-

Instruction Pipelining-

- · Similar to assembly line in a manifacturing plant
- · Remember that an instruction cycle has a number of stages



· Here, instruction cycle can be divided into up to 10 tasks



Pipelining

Consider the following decompositions of the instruction processing:

- Fetch instruction (FI)
- Read the next expected instruction into a buffer Decode instruction (DI)
- Determine the opcode and the operand specifiers
- Calculate operands (CO)
- Calculate the effective address of each source operand Fetch operands (FO)
- Fetch each operand from memory
- Execute instructions (EI) Perform the indicated operation
- Write operand (WO)
- Store the result in memory
- · Overlap these operations (6 stage pipeline)









Dealing with conditional Branches

- Multiple Streams
- Prefetch Branch Target
- Loop buffer
- Branch prediction
- Delayed branching

Multiple Streams

- · Have two pipelines
- Prefetch each branch into a separate pipeline
- Use appropriate pipeline
- · Leads to bus & register contention
- Multiple branches lead to further pipelines being needed

Prefetch Branch Target

- Target of branch is prefetched in addition to instructions following branch
- Keep target until branch is executed
- Used by IBM 360/91

Loop Buffer

- Very fast memory
- Maintained by fetch stage of pipeline
- Check buffer before fetching from memory



Branch Prediction (1)

- · Predict never taken
 - Assume that jump will not happen
 - Always fetch next instruction
 - 68020 & VAX 11/780
 - VAX will not prefetch after branch if a page fault would result (O/S v CPU design)
- · Predict always taken
 - Assume that jump will happen
 - Always fetch target instruction







Copyright 2000 N. AYDIN. All rights reserved.

Intel 80486 Pipelining (5 stage)

- Fetch
 - From cache or external memory
 - Put in one of two 16-byte prefetch buffers
 - Fill buffer with new data as soon as old data consumed
 - Average 5 instructions fetched per load Independent of other stages to keep buffers full
 - Decode stage 1 (D1)
 - - Opcode & address-mode info At most first 3 bytes of instruction
 - Can direct D2 stage to get rest of instruction
 - Decode stage 2 (D2)
 - Expand opcode into control signals Computation of complex address modes
- Execute (EX)

.

- ALU operations, cache access, register undate Writeback (WB)
- - Update registers & flags Results sent to cache & bus interface write buffers

80486 Instruction Pipeline Examples Fetch D1 D2 EX WB Fetch D1 D2 EX WB Fetch D1 D2 EX WB MOV Bent Memi MOV Reg1, Reg2 MOV Men2, Reg1 (a) No Data I and Dalars in the Biseline Fetch D1 D2 EX WB MOV Reg1, Mem1 Fetch D1 D2 EX MOV Reg2, (Reg1) (b) Pointer Lond Delay Fetch D1 D2 EX WB Fetch D1 D2 EX CMP Reg1. I Jcc Target Fetch D1 D2 EX Target (c) Branch Instruction Timing









Copyright 2000 N. AYDIN. All rights reserved.





