Computer Architecture

Prof. Dr. Nizamettin AYDIN

naydin@yildiz.edu.tr nizamettinaydin@gmail.com

http://www.yildiz.edu.tr/~naydin

Computer Architecture Input/Output



















Programmed I/O - detail

- · CPU requests I/O operation
- I/O module performs operation
- I/O module sets status bits
- · CPU checks status bits periodically
- I/O module does not inform CPU directly
- · I/O module does not interrupt CPU
- CPU may wait or come back later

I/O Commands & Addressing I/O Devices

- Under programmed I/O data transfer is very like memory access (CPU viewpoint)
- Each device given unique identifier
- CPU commands contain identifier (address)
- CPU issues address

 Identifies module (& device if >1 per module)

 CPU issues command
 - Control telling module what to do
 - e.g. spin up disk
 - Test check status
 e.g. power? Error?
 - Read/Write
 - Module transfers data via buffer from/to device

I/O Mapping

- Memory mapped I/O
 - Devices and memory share an address space
 - I/O looks just like memory read/write
 - No special commands for I/O
 - Large selection of memory access commands available
- Isolated I/O
 - Separate address spaces
 - Need I/O or memory select lines
 - Special commands for I/O
 - Limited set









CPU Viewpoint

- Issue read command
- Do other work
- Check for interrupt at the end of each instruction cycle
- If interrupted:-
 - Save context (registers)
 - Process interrupt
 - Fetch data & store
- · See Operating Systems notes





Identifying Interrupting Module (1)

- Different line for each module
- Limits number of devices
 Software poll
- CPU asks each module in turn
- Slow
- Daisy Chain or Hardware poll
 - Interrupt Acknowledge sent down a chain
 - Module responsible places vector on bus
 - CPU uses vector to identify handler routine
- Bus arbitration
 - Module must claim the bus before it can raise interrupt
 e.g. PCI & SCSI

Multiple Interrupts

- Each interrupt line has a priority
- Higher priority lines can interrupt lower priority lines
- If bus mastering only current master can interrupt

Example - PC Bus

- 80x86 has one interrupt line
- 8086 based systems use one 8259A interrupt controller
- 8259A has 8 interrupt lines
- · Sequence of Events
 - 8259A accepts interrupts
 - 8259A determines priority
 - 8259A signals 8086 (raises INTR line)
 - CPU Acknowledges
 - 8259A puts correct vector on data bus
 - CPU processes interrupt

ISA Bus Interrupt System

- ISA bus chains two 8259As together
- Link is via interrupt 2
- Gives 15 lines - 16 lines less one for link
- IRQ 9 is used to re-route anything trying to use IRQ 2
 - Backwards compatibility
- · Incorporated in chip set









DMA Operation

- CPU tells DMA controller:-
 - Read/Write
 - Device address
 - Starting address of memory block for data
 - Amount of data to be transferred
- CPU carries on with other work
- DMA controller deals with transfer
- DMA controller sends interrupt when finished

DMA Transfer - Cycle Stealing

- DMA controller takes over bus for a cycle
- Transfer of one word of data
- Not an interrupt
 CPU does not switch context
- CPU suspended just before it accesses bus - i.e. before an operand or data fetch or a data write
- Slows down CPU but not as much as CPU doing transfer









Intel 8237A DMA Controller

- Interfaces to 80x86 family and DRAM
- When DMA module needs buses it sends HOLD signal to processor
- CPU responds HLDA (hold acknowledge) DMA module can use buse
- E.g. transfer data from memory to disk
- Device requests service of DMA by pulling DREQ (DMA request) high
- DMA puts high on HRQ (hold request),
- CPU finishes present bus cycle (not necessarily present instruction) and puts high on HDLA (hold acknowledge). HOLD remains active for duration of DMA
- DMA activates DACK (DMA acknowledge), telling device to start transfer DMA starts transfer by putting address of first byte on address bus and activating MEMR; it then activates IOW to write to peripheral. DMA decrements counter and increments address pointer. Repeat until count reaches 5
- 6. DMA deactivates HRO, giving bus back to CPU

8237 DMA Usage of Systems Bus



Fly-By

- · While DMA using buses processor idle
- · Processor using bus, DMA idle - Known as fly-by DMA controller
- · Data does not pass through and is not stored in DMA chip
 - DMA only between I/O port and memory
 - Not between two I/O ports or two memory locations
- · Can do memory to memory via register
- · 8237 contains four DMA channels
 - Programmed independently
 - Any one active
 - Numbered 0, 1, 2, and 3

I/O Channels and Processors · Very large systems employ channel I/O. Channel I/O consists of one or more I/O processors (IOPs) that control various

- channel paths. CPU instructs I/O controller to do transfer
- Improves speed Takes load off CPU
 - · Dedicated processor is faster
- Slower devices such as terminals and printers are combined (*multiplexed*) into a single faster channel.
- On IBM mainframes, multiplexed channels are called *multiplexor* channels, the faster ones are called selector channels.

I/O Channels

- Channel I/O is distinguished from DMA by the intelligence of the IOPs.
- · The IOP negotiates protocols, issues device commands, translates storage coding to memory coding, and can transfer entire files or groups of files independent of the host CPU.
- The host has only to create the program instructions for the I/O operation and tell the IOP where to find them.





The external Interface The interface to a peripheral from an I/O module must be tailored to the nature and operation of the peripheral. One major characteristic of the interface is whether it is serial or parallel. In a parallel interface, there are multiple lines connecting the I/O module and the peripheral, and multiple bits are transferred simultaneously In a serial interface, there is only one line used to transmit data, and bits must be transmitted one at a time. A parallel interface has traditionally been used for higher-speed peripherals, such as tape and disk, while the serial interface has traditionally been used for printers and terminals.

With a new generation of high-speed serial interfaces, parallel interfaces are becoming much less common.



.

Point-to-Point and Multipoint Configurations

- Multipoint external interfaces,
 - used to support external mass storage devices (disk and tape drives) and multimedia devices (CD-ROMs, video, audio).
- These multipoint interfaces are in effect external buses
- · Two key examples:
 - FireWire
 - Thunderbolt
 - InfiniBand.



FireWire 3 Layer Stack

- Physical
 - Transmission medium, electrical and signaling characteristics
- Link
 - Transmission of data in packets
- Transaction
 - Request-response protocol



FireWire - Physical Layer

- Data rates from 25 to 400Mbps
- Two forms of arbitration
 - Based on tree structure
 - Root acts as arbiter
 - First come first served
 - Natural priority controls simultaneous requests
 - i.e. who is nearest to root
 - Fair arbitration
 - Urgent arbitration

FireWire - Link Layer

- Two transmission types
 - Asynchronous
 - · Variable amount of data and several bytes of transaction data
 - transferred as a packetTo explicit address
 - Acknowledgement returned

- Isochronous

- Variable amount of data in sequence of fixed size packets at regular intervals
- Simplified addressing
- No acknowledgement



The most recent, and fastest, peripheral connection technology for general-purpose use developed by Intel with collaboration from Apple. One Thunderbolt cable can manage the work previously required of multiple cables. The technology combines data, video, audio, and power into a single high-speed connection for peripherals such as hard drives, RAID arrays, video-capture boxes, and network interfaces.

• provides up to 10 Gbps throughput in each direction and up to 10 Watts of power to connected peripherals.





The common transport layer is the key to the operation of Thunderbolt and what makes it attractive as a high-speed peripheral I/O technology.

Thunderbolt - Some of the features

- A high-performance, low-power, switching architecture.
- A highly efficient, low-overhead packet format with flexible quality of service (QoS) support that allows multiplexing of bursty PCI Express transactions with DisplayPort communication on the same link.
 - The transport layer has the ability to flexibly allocate link bandwidth using priority and bandwidth reservation mechanisms.
- The use of small packet sizes to achieve low latency.
- The use of credit-based flow control to achieve small buffer sizes.
- A symmetric architecture that supports flexible topologies (star, tree, daisy chaining, etc.) and enables peer-to-peer communication (via software) between devices.
- A novel time synchronization protocol that allows all the Thunderbolt products connected in a domain to synchronize their time within 8ns of each other.

InfiniBand

- I/O specification aimed at high end servers
 Merger of Future I/O (Cisco, HP, Compaq, IBM) and Next Generation I/O (Intel)
- Version 1 released early 2001
- Architecture and spec. for data flow between processor and intelligent I/O devices
- · Intended to replace PCI in servers
- · Increased capacity, expandability, flexibility

InfiniBand Architecture

- · Remote storage, networking and connection between servers
- · Attach servers, remote storage, network devices to central
- fabric of switches and links
- Greater server density
- Scalable data centre
- Independent nodes added as required
 I/O distance from server up to
 - I/O distance from server up to
 - 17m using copper
 - 300m multimode fibre optic
 10km single mode fibre
 - TOKIH Single mode fib
- Up to 30Gbps



InfiniBand Architecture - key elements

- Host channel adapter (HCA)
 - links the server to an InfiniBand switch
 uses DMA to read and write memory
- Target channel adapter (TCA)
 used to connect storage systems, routers, and other peripheral devices to an InfiniBand switch.
- InfiniBand switch
 - provides point-to-point physical connections to a variety of devices and switches traffic from one link to another
- Links
- ink between a switch and a channel adapter, or between two switches Subnet
- consists of one or more interconnected switches plus the links that connect other devices to those switches
- Router
- Connects InfiniBand subnets, or connects an InfiniBand switch to a network

InfiniBand Operation

- 16 logical channels (virtual lanes) per physical link
- One lane for management, rest for data
- Data in stream of packets
- Virtual lane dedicated temporarily to end to end transfer
- Switch maps traffic from incoming to outgoing lane



Foreground Reading

- Check out Universal Serial Bus (USB)
- Compare with other communication standards e.g. Ethernet

