#### **Computer Architecture**

Prof. Dr. Nizamettin AYDIN

naydin@yildiz.edu.tr nizamettinaydin@gmail.com

http://www.yildiz.edu.tr/~naydin

# Arithmetic for Computers







#### • The Less inputs are connected to 0 except for the least significant bit, which is connected to the Set output of the most significant bit.



# Arithmetic & Logic Unit

• The values of the three ALU control lines, Bnegate, and Operation, and the corresponding ALU operations

#### ALLI control lines Euro 0000 AND 0001 OR 0010 odd 0110 subtrac 0111 set or 1100 NOR A1 1 1 - Result - 01 · The symbol commonly used to represent an ALU

#### **Integer Representation**

- Only have 0 & 1 to represent everything
- Positive numbers stored in binary - e.g. 41=00101001
- No minus sign
- No period
- Sign-Magnitude
- Two's complement





and Arithmetic						
Range $-2^{n-1}$ through $2^{n-1} - 1$						
Number of Representations of Zero	One					
Negation	Take the Boolean complement of each bit of the corresponding positive number, then add 1 to the resulting bit pattern viewed as an unsigned integer.					
Expansion of Bit Length	Add additional bit positions to the left and fill in with the value of the original sign bit.					
Overflow Rule	If two numbers with the same sign (both positive or both negative) are added, then overflow occurs if and only if the result has the opposite sign.					
Subtraction Rule	To subtract $B$ from $A$ , take the twos complement of $B$ and add it to $A$ .					

#### **Benefits**

- One representation of zero
- Arithmetic works easily
- Negating is fairly easy

3 = Boolean complement gives Add 1 to LSB

00000011 11111100 11111101

# **Negation Special Case 1**

• 0 =	00000000
• Bitwise not	11111111
Add 1 to LSB	+1
• Result	1 00000000
• Overflow is igno	ored, so:
• - 0 = 0 $$	

#### **Negation Special Case 2**

10000000

+1

- -128 = • bitwise not
- 01111111
- Add 1 to LSB
- Result 1000000
- So:
- -(-128) = -128
- Monitor MSB (sign bit)
- It should change during negation

#### **Range of Numbers**

- 8 bit 2s complement  $-+127 = 011111111 = 2^{7} - 1$ 
  - $-.128 = 10000000 = -2^{7}$
- 16 bit 2s complement
  - $-+32767 = 0111111111111111111 = 2^{15} 1$

#### **Conversion Between Lengths**

- Positive number pack with leading zeros
- +18 = 00010010
- +18 = 00000000000010010
- · Negative numbers pack with leading ones
- -18 = 10010010
- -18 = 11111111 10010010
- i.e. pack with MSB (sign bit)

# **Fixed-Point Representation**

- Number representation discussed so far also referred as fixed point.
  - Because the radix point (binary point) is fixed and assumed to be to the right of the rightmost digit (least significant digit).





erflow ru If two num positive or	ile ibers are a both nega	dded and tive, the	they are both overflow occ
and only if	the result	has the t	pposite sign
and only if Operation	Operand A	Operand B	Result indicating overflow
and only if Operation A + B	Operand A ≥0	Operand B ≥0	Result indicating overflow < 0
Operation A + B A + B	Operand A ≥0 <0	Operand B           ≥ 0           < 0	Result indicating overflow <0 ≥0
Operation A + B A + B A - B	Operand A           ≥0           <0	Operand B           ≥ 0           < 0	Result indicating overflow <0 ≥0 <0

1001 = -7 + <u>0101</u> = 5 <u>1110</u> = -2 (a) (-7) + (+5)	$ \begin{array}{rcl} 1100 &= -4 \\ +0100 &= 4 \\ \hline 10000 &= 0 \\ (b) (-4) + (+4) \end{array} $
0011 = 3+0100 = 40111 = 7(c) (+3) + (+4)	$1100 = -4 + \frac{1111}{1011} = -1 \\ \frac{1}{10111} = -5 \\ (d) (-4) + (-1)$
0101 = 5 + 0100 = 4 1001 = 0verfl(e) (+5) + (+4)	.ow $\begin{array}{c} 1001 = -7 \\ +1010 = -6 \\ 10011 = \text{Overflow} \\ (f) (-7) + (-6) \end{array}$

Subtraction	of Numbers in 2s Cor	nplement Representa	tion (M – S)
	$\begin{array}{rcrcr} 0010 &=& 2\\ +\underline{1001} &=& -7\\ 1011 &=& -5 \end{array}$	$\begin{array}{rcrr} 0101 &=& 5\\ +1110 &=& -2\\ \hline 10011 &=& 3 \end{array}$	
	(a) $M = 2 = 0010$ S = 7 = 0111 -S = 1001	(b) M = 5 = 0101 S = 2 = 0010 -S = 1110	
	$1011 = -5 \\ +1110 = -2 \\ 11001 = -7$	$\begin{array}{rrrr} 0101 &=& 5\\ +\underline{0010} &=& 2\\ \hline 0111 &=& 7 \end{array}$	
	(c) M =-5 = 1011 S = 2 = 0010 -S = 1110	(d) M = 5 = 0101 S =-2 = 1110 -S = 0010	
	0111 = 7 + <u>0111</u> = 7 1110 = Overflow	1010 = -6 + $1100 = -4$ 10110 = Overflow	
	(e) $M = 7 = 0111$ S = -7 = 1001 -S = 0111	(f) $M = -6 = 1010$ S = 4 = 0100 -S = 1100	
			23









	E	xecuti	ion of	Exam	ple
C 0	A 0000	Q 1101	M 1011	Initial	Values
0 0	1011 0101	1101 1110	1011 1011	Add Shift	First Cycle
0	0010	1111	1011	Shift }	Second Cycle
0 0	1101 0110	1111 1111	1011 1011	Add Shift	Third Cycle
1 0	0001 1000	1111 1111	1011 1011	Add Shift	Fourth Cycle
					28

# **Signed Binary Multiplication**

- This does not work!
- Solution 1
  - Convert to positive if required
  - Multiply as above
  - If signs were different, negate answer
- Solution 2
  - Booth's algorithm





Ε	xamp	ole o	f Boo	th's Algorithm
A 0000	Q 0011	Q1 0	M 0111	Initial Values
1001 1100	0011 1001	0 1	0111 0111	A A - M First Shift Cycle
1110	0100	1	0111	Shift } Second Cycle
0101 0010	0100 1010	1 0	0111 0111	A A + M } Third Shift Cycle
0001	0101	0	0111	Shift } Fourth Cycle
				32





Unsigned <b>B</b>	Binary	y Di	vision
• Example using division of the unsigned integer 7 by the unsigned integer 3	A 0000 0000 1101 0000 0001 1110 0001 0000 0000 0000 1110 0001	Q 0111 1110 1110 1100 1100 1000 1001 0010 0010	$ \begin{array}{c} \textbf{M} = \textbf{0011} \\ \text{Initial values} \\ \text{Shift} \\ A = A - M \\ A = A + M \\ A = A + M \\ A = A + M \\ Q_0 = 1 \\ \text{Shift} \\ A = A - M \\ A = A + M \\ A = A + M \\ \end{array} \right\} \ 3 \\ \begin{array}{c} \textbf{Shift} \\ \textbf{Shift} \\ A = A - M \\ A = A + M \\ \end{array} \right\} \ 4 \\ \end{array}$



# **Signed Binary Division**

- With signed division, we negate the quotient if the signs of the divisor and dividend disagree.
- The remainder and the divident must have the same signs.
- The governing equation is as follows: Remainder = Divident - (Quotient  $\cdot$  Divisor),

- and the following four cases apply:

```
(+7)/(+3): Q = 2; R = 1
(-7)/(+3): Q = -2; R = -1
```

- (+7)/(-3): Q = -2; R = 1
- (-7)/(-3): Q = 2; R = -1

#### **Signed Binary Division** Flowchart START → A, Q ← Dividend M ← Divisor Con Shift left: A, Q ,. Count ← Co $M_{11} = A_{11}?$ Yes $A \leftarrow A - M$ A = A + M = No Ves. Yes .. Yes Q<sub>0</sub> re A Yes END Quotient in Q Remainder in A unt =

Signed Binary Division							
• Example	le us	ing	division o	of +7 b	y the	e integer +3	
and -5	Α	0	M = 0011	Α	0	M = 1101	
	0000	0111	Initial values	0000	0111	Initial values	
	0000 1101 0000	1110 1110	Shift Subtract Restore	0000 1101 0000	1110 1110	Shift Add Restore	
	0001 1110 0001	1100 1100	Shift Subtract Restore	0001 1110 0001	1100 1100	Shift Add Restore 2	
	0011 0000 0000	1000 1001	$\left. \begin{array}{c} \text{Shift} \\ \text{Subtract} \\ Q_0 = 1 \end{array} \right\} 3$	0011 0000 0000	1000 1001	$\left.\begin{array}{c} \text{Shift} \\ \text{Add} \\ Q_0 = 1 \end{array}\right\} 3$	
	0001 1110 0001	0010 0010	Shift Subtract Restore	0001 1110 0001	0010 0010	Shift Add Restore	
		(7) / (	3)		(7)/(	-3)	

# **Signed Binary Division**

• Example using division of -7 by the integer +3

Α	Q	M = 0011	Α	Q	M = 1101
1111	1001	Initial values	1111	1001	Initial values
1111	0010	Shift	1111	0010	Shift ]
0010		Add 1	0010		Subtract 1
1111	0010	Restore	1111	0010	Restore
1110	0100	Shift	1110	0100	Shift ]
0001		Add 2	0001		Subtract 2
1110	0100	Restore	1110	0100	Restore
1100	1000	Shift	1100	1000	Shift
1111		Add 3	1111		Subtract 3
1111	1001	$Q_0 = 1$	1111	1001	$Q_0 = 1$
1111	0010	Shift	1111	0010	Shift ]
0010		Add 4	0010		Subtract 4
1111	0010	Restore	1111	0010	Restore
	(-7)/(	3)		(-7)/(	-3)

### **Division in MIPS**

MIPS supports multiplication and division using existing hardware, primarily the ALU and shifter. MI re component

ds one extra hardwa • a 64-bit r

- The upper (high) 32 bits of the register contains the remainder resulting from division.
  - This is moved into a register in the MIPS register stack (e.g., \$t0) by the mfhi The lower 32 bits of the 64-bit register contains the quotient resulting from
- division.
   This is moved into a register in the MIPS register stack by the mflo command.
- In MIPS assembly language code, signed division is supported by the div instruction and unsigned division, by the divu instruction.
- MIPS hardware does not check for division by zero.
  - Thus, divide-by-zero exception must be detected and handled in system
- A similar comment holds for overflow or underflow resulting from division.



#### **Real Numbers**

- Numbers with fractions
- Could be done in pure binary -  $1001.1010 = 2^4 + 2^0 + 2^{-1} + 2^{-3} = 9.625$
- Where is the binary point?
- Fixed?
  - Very limited
- Moving?
   How do you show where it is?







#### **Signs for Floating Point**

- Mantissa is stored in 2s complement
- Exponent is in excess or biased notation
  - e.g. Excess (bias) 128 means
  - 8 bit exponent field
  - Pure value range 0-255
  - Subtract 128 to get correct value
  - Range -128 to +127

## Normalization

- FP numbers are usually normalized
- i.e. exponent is adjusted so that leading bit (MSB) of mantissa is 1
- Since it is always 1 there is no need to store it
- (c.f. Scientific notation where numbers are normalized to give a single digit before the decimal point
- e.g. 3.123 x 10<sup>3</sup>)

#### **FP Ranges**

- For a 32 bit number
   8 bit exponent
  - $+/- 2^{256} \approx 1.5 \times 10^{77}$
- Accuracy
  - The effect of changing lsb of mantissa
  - − 23 bit mantissa  $2^{-23} \approx 1.2 \times 10^{-7}$
  - About 6 decimal places







	Format						
Parameter	Single	Single Extended	Double	Double Extended			
Word width (bits)	32	≥ 43	64	≥ 79			
Exponent width (bits)	8	≥11	11	≥15			
Exponent bias	127	unspecified	1023	unspecified			
Maximum exponent	127	≥ 1023	1023	≥ 16383			
Minimum exponent	-126	≤-1022	-1022	≤-16382			
Number range (base 10)	10-38, 10+38	unspecified	10-308, 10+308	unspecified			
Significand width (bits)*	23	≥ 31	52	≥ 63			
Number of exponents	254	unspecified	2046	unspecified			
Number of fractions	223	unspecified	252	unspecified			
Number of values	$1.98 \times 2^{31}$	unspecified	$1.99 \times 2^{63}$	unspecified			

ĺ	Single Precision (32 bits)					Double Preci	sion (64 bits)	
	Sign	Biased exponent	Fraction	Value	Sign	Biased exponent	Fraction	Value
positive zero	0	0	0	0	0	0	0	0
negative zero	1	0	0	-0	1	0	0	-0
plus infinity	0	255 (all 1s)	0	œ	0	2047 (all 1s)	0	~
minus infinity	1	255 (all 1s)	0	_∞	1	2047 (all 1s)	0	_00
quiet NaN	0 or 1	255 (all 1s)	≠ 0	NaN	0 or 1	2047 (all 1s)	≠ 0	NaN
signaling NaN	0 or 1	255 (all 1s)	≠0	NaN	0 or 1	2047 (all 1s)	≠0	NaN
positive normalized nonzero	0	0 < e < 255	f	2 <sup>e-127</sup> (1.f)	0	0 < e < 2047	f	2 <sup>e-1023</sup> (1.f
negative normalized nonzero	1	0 < e < 255	f	-2 <sup>e-127</sup> (1.f)	1	0 < e < 2047	f	-2 <sup>e-1023</sup> (1)
positive denormalized	0	0	f≠0	2*-126(0.f)	0	0	f≠0	2e-1022(0.f
negative denormalized	1	0	f≠0	-2*-126(0.f)	1	0	f≠0	-2*-1022(0.



#### FP Arithmetic +/-

- · Check for zeros
- Align significands (adjusting exponents)
- · Add or subtract significands
- Normalize result

# FP Arithmetic +/- Phase 1

- · Zero check
  - Because addition and subtraction are identical except for a sign change, the process begins by changing the sign of the subtrahend if it is a subtract operation.
  - Next, if either operand is 0, the other is reported as the result.

#### FP Arithmetic +/-

#### Phase 2

- · Significand alignment
  - Numbers needs to be manipulated so that the two exponents are equal.
- To see the need for aligning exponents, consider the following decimal addition:
  - $(123 \times 10^{\circ}) + (456 \times 10^{-2})$
  - Clearly, we cannot just add the significands.
    - The digits must first be set into equivalent positions
  - that is, the 4 of the second number must be aligned with the 3 of the first.
     Under these conditions, the two exponents will be
  - equal, which is the mathematical condition under which two numbers in this form can be added. Thus, • (123 x 10<sup>0</sup>) + (456 x 10<sup>-2</sup>) = (123 x 10<sup>0</sup>) + (4.56 x 10<sup>0</sup>) = 127.56x10<sup>0</sup>

# FP Arithmetic +/- Ph

- Phase 2
- Alignment may be achieved by shifting either the smaller number to the right (increasing its exponent) or shifting the larger number to the left.
  - Because either operation may result in the loss of digits, it is the smaller number that is shifted; any digits that are lost are therefore of relatively small significance.
- The alignment is achieved by repeatedly shifting the magnitude portion of the significand right 1 digit and incrementing the exponent until the two exponents are equal.
  - Note that if the implied base is 16, a shift of 1 digit is a shift of 4 bits.
    - If this process results in a 0 value for the significand, then the other number is reported as the result.
  - Thus, if two numbers have exponents that differ significantly, the lesser number is lost.

### **FP** Arithmetic +/-

Phase 3

- Addition
  - The two significands are added together, taking into account their signs.
    - Because the signs may differ, the result may be 0.
  - There is also the possibility of significand overflow by 1 digit.
  - If so, the significand of the result is shifted right and the exponent is incremented.
  - An exponent overflow could occur as a result;
    this would be reported and the operation halted.

#### FP Arithmetic +/-

#### Phase 4

#### Normalization

- Normalization consists of shifting significand digits left until the most significant digit (bit, or 4 bits for base-16 exponent) is nonzero.
- Each shift causes a decrement of the exponent and thus could cause an exponent underflow.
- Finally, the result must be rounded off and then reported.



#### **FP** Arithmetic **x**/÷

- · Check for zero
- Add/subtract exponents
- Multiply/divide significands (watch sign)
- Normalize
- Round
- All intermediate results should be in double length storage



