

Computer Architecture

Prof. Dr. Nizamettin AYDIN

naydin@yildiz.edu.tr
nizamettinaydin@gmail.com

<http://www.yildiz.edu.tr/~naydin>

1

Arithmetic for Computers

2

Outline

- Arithmetic & Logic Unit
- Integer Representation
 - Sign-Magnitude
 - Two's Complement
 - Integer Arithmetic
 - Addition and Subtraction
 - Multiplication
 - Booth's Algorithm
 - Division
- Floating Point
 - Floating Point Arithmetic
 - Addition and Subtraction
 - Multiplication and Division

3


Arithmetic & Logic Unit



- Does the calculations
- Everything else in the computer is there to service this unit
- Handles integers
- May handle floating point (real) numbers
- May be separate FPU (maths co-processor)
- May be on chip separate FPU (486DX +)

4


Arithmetic & Logic Unit



- (Top) A 1-bit ALU that performs AND, OR, and addition on a and b or a' and b'
 - includes a direct input that is connected to perform the set on less than operation
- (Bottom) a 1-bit ALU for the most significant bit.
 - has a direct output from the adder for the less than comparison called Set.

5


Arithmetic & Logic Unit



- A 32-bit ALU constructed from the 31 copies of the 1-bit ALU and one 1-bit ALU in the bottom of the figure in previous slide.
- The Less inputs are connected to 0 except for the least significant bit, which is connected to the Set output of the most significant bit.

6

Arithmetic & Logic Unit



- The final 32-bit ALU with a Zero detector


7

Arithmetic & Logic Unit

- The values of the three ALU control lines, **Bnegate**, and **Operation**, and the corresponding ALU operations

ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR

- The symbol commonly used to represent an ALU



8

Integer Representation

- Only have 0 & 1 to represent everything
- Positive numbers stored in binary
– e.g. 41=00101001
- No minus sign
- No period
- Sign-Magnitude
- Two's complement

9

Sign-Magnitude

$$A = \begin{cases} \sum_{i=0}^{n-2} 2^i a_i & \text{if } a_{n-1} = 0 \\ -\sum_{i=0}^{n-2} 2^i a_i & \text{if } a_{n-1} = 1 \end{cases}$$

- Left most bit is sign bit
- 0 means positive
- 1 means negative

- +18 = 00010010
- 18 = 10010010
- Problems
 - Need to consider both sign and magnitude in arithmetic
 - Two representations of zero (+0 and -0)

10

Two's Complement

$$-2^{n-1} a_{n-1} + \sum_{i=0}^{n-2} 2^i a_i$$

- +3 = 00000011
- +2 = 00000010
- +1 = 00000001
- +0 = 00000000
- 1 = 11111111
- 2 = 11111110
- 3 = 11111101

11

Characteristics of Two's Complement Representation and Arithmetic

Range	-2^{n-1} through $2^{n-1} - 1$
Number of Representations of Zero	One
Negation	Take the Boolean complement of each bit of the corresponding positive number, then add 1 to the resulting bit pattern viewed as an unsigned integer.
Expansion of Bit Length	Add additional bit positions to the left and fill in with the value of the original sign bit.
Overflow Rule	If two numbers with the same sign (both positive or both negative) are added, then overflow occurs if and only if the result has the opposite sign.
Subtraction Rule	To subtract B from A , take the two's complement of B and add it to A .

12

Benefits

- One representation of zero
- Arithmetic works easily
- Negating is fairly easy

3 = 00000011
Boolean complement gives 11111100
Add 1 to LSB 11111101

13

Negation Special Case 1

- 0 = 00000000
- Bitwise not 11111111
- Add 1 to LSB +1
- Result 1 00000000
- Overflow is ignored, so:
- -0 = 0 ✓

14

Negation Special Case 2

- -128 = 10000000
- bitwise not 01111111
- Add 1 to LSB +1
- Result 10000000
- So:
- $-(-128) = -128$
- Monitor MSB (sign bit)
- It should change during negation

15

Range of Numbers

- 8 bit 2s complement
 - +127 = $01111111 = 2^7 - 1$
 - -128 = $10000000 = -2^7$
- 16 bit 2s complement
 - +32767 = $011111111 11111111 = 2^{15} - 1$
 - -32768 = $100000000 00000000 = -2^{15}$

16

Conversion Between Lengths

- Positive number pack with leading zeros
- +18 = 00010010
- +18 = 00000000 00010010
- Negative numbers pack with leading ones
- -18 = 10010010
- -18 = 11111111 10010010
- i.e. pack with MSB (sign bit)

17


Fixed-Point Representation

- Number representation discussed so far also referred as **fixed point**.
 - Because the **radix point (binary point)** is fixed and assumed to be to the right of the rightmost digit (least significant digit).

18

Integer Arithmetic

- Binary Addition



19

Integer Arithmetic

- Negation:
 - In sign magnitude
 - simply invert the sign bit.
 - In twos complement:
 - apply twos complement operation
- Normal binary addition
 - Monitor sign bit for overflow
- Subtraction
 - Take twos complement of subtrahend and add to minuend
 - i.e. $a - b = a + (-b)$
- So we only need addition and complement circuits

20

Addition and Subtraction

- Overflow rule
 - If two numbers are added and they are both positive or both negative, then overflow occurs if and only if the result has the opposite sign

Operation	Operand A	Operand B	Result indicating overflow
$A + B$	≥ 0	≥ 0	< 0
$A + B$	< 0	< 0	≥ 0
$A - B$	≥ 0	< 0	< 0
$A - B$	< 0	≥ 0	≥ 0

21

Addition of Numbers in Twos Complement Representation

$\begin{array}{r} 1001 = -7 \\ +0101 = 5 \\ \hline 1110 = -2 \end{array}$ (a) $(-7) + (+5)$	$\begin{array}{r} 1100 = -4 \\ +0100 = 4 \\ \hline 0000 = 0 \end{array}$ (b) $(-4) + (+4)$
$\begin{array}{r} 0011 = 3 \\ +0100 = 4 \\ \hline 0111 = 7 \end{array}$ (c) $(+3) + (+4)$	$\begin{array}{r} 1100 = -4 \\ +1111 = -1 \\ \hline 11011 = -5 \end{array}$ (d) $(-4) + (-1)$
$\begin{array}{r} 0101 = 5 \\ +0100 = 4 \\ \hline 1001 = \text{Overflow} \end{array}$ (e) $(+5) + (+4)$	$\begin{array}{r} 1001 = -7 \\ +1010 = -6 \\ \hline 00011 = \text{Overflow} \end{array}$ (f) $(-7) + (-6)$


22

Subtraction of Numbers in 2s Complement Representation (M - S)

$\begin{array}{r} 0010 = 2 \\ +1001 = -7 \\ \hline 1011 = -5 \end{array}$ (a) $M = 2 = 0010$ $S = 7 = 0111$ $-S = 1001$	$\begin{array}{r} 0101 = 5 \\ +1110 = -2 \\ \hline 0011 = 3 \end{array}$ (b) $M = 5 = 0101$ $S = 2 = 0010$ $-S = 1110$
$\begin{array}{r} 1011 = -5 \\ +1110 = -2 \\ \hline 1001 = -7 \end{array}$ (c) $M = -5 = 1011$ $S = 2 = 0010$ $-S = 1110$	$\begin{array}{r} 0101 = 5 \\ +0010 = 2 \\ \hline 0111 = 7 \end{array}$ (d) $M = 5 = 0101$ $S = -2 = 1110$ $-S = 0010$
$\begin{array}{r} 0111 = 7 \\ +0111 = 7 \\ \hline 1110 = \text{Overflow} \end{array}$ (e) $M = 7 = 0111$ $S = -7 = 1001$ $-S = 0111$	$\begin{array}{r} 1010 = -6 \\ +1100 = -4 \\ \hline 0110 = \text{Overflow} \end{array}$ (f) $M = -6 = 1010$ $S = 4 = 0100$ $-S = 1100$

23

Hardware for Addition and Subtraction



OF = overflow bit
SW = Switch (select addition or subtraction)

24

Multiplication


- Complex
- Work out partial product for each digit
- Take care with place value (column)
- Add partial products
- Example:

1011	Multiplicand (11 dec)
x 1101	Multiplier (13 dec)
1011	Partial products
0000	
1011	
1011	
10001111	Product (143 dec)
- Note: need double length result

25

Unsigned Binary Multiplication


- Flowchart



26

Unsigned Binary Multiplication

- Block diagram of ALU circuitry



27

Execution of Example

C	A	Q	M	
0	0000	1101	1011	Initial Values
0	1011	1101	1011	Add
0	0101	1110	1011	Shift
0	0010	1111	1011	Shift
0	1101	1111	1011	Add
0	0110	1111	1011	Shift
1	0001	1111	1011	Add
0	1000	1111	1011	Shift

28


Signed Binary Multiplication

- This does not work!
- Solution 1
 - Convert to positive if required
 - Multiply as above
 - If signs were different, negate answer
- Solution 2
 - Booth's algorithm

29

Signed Binary Multiplication


- Booth's Multiplier



30

Signed Binary Multiplication

- Flowchart of Booth's Multiplier



31


Example of Booth's Algorithm

A	Q	Q ₋₁	M	
0000	0011	0	0111	Initial Values
1001	0011	0	0111	A A - M } First
1100	1001	1	0111	Shift } Cycle
1110	0100	1	0111	Shift } Second
0101	0100	1	0111	A A + M } Third
0010	1010	0	0111	Shift } Cycle
0001	0101	0	0111	Shift } Fourth
				Cycle

32

Division of Unsigned Binary Integers


- More complex than multiplication
 - Negative numbers are really bad!
- Based on long division



33

Unsigned Binary Division

- Flowchart



34

Unsigned Binary Division


- Example using division of the unsigned integer 7 by the unsigned integer 3

A	Q	M = 0011	
0000	0111		Initial values
0000	1110		Shift
1101	1110		A = A - M } 1
0000	1110		A = A + M
0001	1100		Shift
1110	1100		A = A - M } 2
0001	1100		A = A + M
0011	1000		Shift
0000	1000		A = A - M } 3
0000	1001		Q ₀ = 1
0001	0010		Shift
1110	0010		A = A - M } 4
0001	0010		A = A + M

35

Unsigned Binary Division

- Schematic diagram of ALU circuitry



36


Signed Binary Division

- With signed division, we negate the quotient if the signs of the **divisor** and **dividend** disagree.
- The **remainder** and the **divident** must have the same signs.
- The governing equation is as follows:
 $\text{Remainder} = \text{Divident} - (\text{Quotient} \cdot \text{Divisor})$,
 – and the following four cases apply:
 (+7) / (+3): Q = 2; R = 1
 (-7) / (+3): Q = -2; R = -1
 (+7) / (-3): Q = -2; R = 1
 (-7) / (-3): Q = 2; R = -1

37

Signed Binary Division

- Flowchart



38

Signed Binary Division

- Example using division of +7 by the integer +3 and -3

A	Q	M = 0011	A	Q	M = 1101
0000	0111	Initial values	0000	0111	Initial values
0000	1110	Shift	0000	1110	Shift
1101	1110	Subtract	1101	1110	Add
0000	1110	Restore	0000	1110	Restore
0001	1100	Shift	0001	1100	Shift
1110	1100	Subtract	1110	1100	Add
0001	1100	Restore	0001	1100	Restore
0011	1000	Shift	0011	1000	Shift
0000	1000	Subtract	0000	1000	Add
0000	1001	Q ₀ = 1	0000	1001	Q ₀ = 1
0001	0010	Shift	0001	0010	Shift
1110	0010	Subtract	1110	0010	Add
0001	0010	Restore	0001	0010	Restore

(7) / (3) (7) / (-3)

39

Signed Binary Division

- Example using division of -7 by the integer +3 and -3

A	Q	M = 0011	A	Q	M = 1101
1111	1001	Initial values	1111	1001	Initial values
1111	0010	Shift	1111	0010	Shift
0010	0010	Add	0010	0010	Subtract
1111	0010	Restore	1111	0010	Restore
1110	0100	Shift	1110	0100	Shift
0001	0100	Add	0001	0100	Subtract
1110	0100	Restore	1110	0100	Restore
1100	1000	Shift	1100	1000	Shift
1111	1000	Add	1111	1000	Subtract
1111	1001	Q ₀ = 1	1111	1001	Q ₀ = 1
1111	0010	Shift	1111	0010	Shift
0010	0010	Add	0010	0010	Subtract
1111	0010	Restore	1111	0010	Restore

(-7) / (3) (-7) / (-3)

40


Division in MIPS

- MIPS supports multiplication and division using existing hardware, primarily the **ALU** and **shifter**.
 - MIPS needs one extra hardware component – a 64-bit register able to support **sll** and **sra** instructions.
- The upper (high) 32 bits of the register contains the **remainder** resulting from division.
 - This is moved into a register in the MIPS register stack (e.g., \$t0) by the **mfhi** command.
- The lower 32 bits of the 64-bit register contains the **quotient** resulting from division.
 - This is moved into a register in the MIPS register stack by the **mflo** command.
- In MIPS assembly language code, signed division is supported by the **div** instruction and unsigned division, by the **divu** instruction.
- MIPS hardware does **not** check for **division by zero**.
 - Thus, **divide-by-zero** exception must be detected and handled in system software.
- A similar comment holds for **overflow** or **underflow** resulting from division.

41

Division in MIPS

- MIPS ALU that supports integer arithmetic operations (+, -, x, /)



42

Real Numbers

- Numbers with fractions
- Could be done in pure binary
 - $1001.1010 = 2^4 + 2^0 + 2^{-1} + 2^{-3} = 9.625$
- Where is the binary point?
- Fixed?
 - Very limited
- Moving?
 - How do you show where it is?

43

Real Numbers (exponentials)

- 123 000 000 000 000
 - 1.23×10^{14}
- 0.00000000000000123
 - 1.23×10^{-14}

44


Floating Point



- +/- .significand $\times 2^{\text{exponent}}$
- Point is actually fixed between sign bit and body of mantissa
- Exponent indicates place value (point position)

45

Floating Point Examples



(b) Examples

$1.1010001 \times 2^{10100}$	$= 0\ 10010011\ 101000100000000000000000$	$= 1.638125 \times 2^{20}$
$-1.1010001 \times 2^{10100}$	$= 1\ 10010011\ 101000100000000000000000$	$= -1.638125 \times 2^{20}$
$1.1010001 \times 2^{-10100}$	$= 0\ 01101011\ 101000100000000000000000$	$= 1.638125 \times 2^{-20}$
$-1.1010001 \times 2^{-10100}$	$= 1\ 01101011\ 101000100000000000000000$	$= -1.638125 \times 2^{-20}$

(b) Examples

46

Signs for Floating Point

- Mantissa is stored in 2s complement
- Exponent is in excess or biased notation
 - e.g. Excess (bias) 128 means
 - 8 bit exponent field
 - Pure value range 0-255
 - Subtract 128 to get correct value
 - Range -128 to +127

47

Normalization

- FP numbers are usually normalized
- i.e. exponent is adjusted so that leading bit (MSB) of mantissa is 1
- Since it is always 1 there is no need to store it
- (c.f. Scientific notation where numbers are normalized to give a single digit before the decimal point
- e.g. 3.123×10^3)

48


FP Ranges

- For a 32 bit number
 - 8 bit exponent
 - $\pm 2^{256} \approx 1.5 \times 10^{77}$
- Accuracy
 - The effect of changing lsb of mantissa
 - 23 bit mantissa $2^{-23} \approx 1.2 \times 10^{-7}$
 - About 6 decimal places


49

Expressible Numbers

- 2s complement integer (32 bits)



- Floating point



50

IEEE 754

- Standard for floating point storage
- 32 bit standard (8 bit biased exponent)
 - Single format



- 64 bit standard (11 bit biased exponent)
 - Double format



51

FP example

- FPnumber = $(-1)^S \cdot (1 + \text{Significand}) \cdot 2^{(\text{Exponent} - \text{Bias})}$
- Example:

0 0110 1000 101 0101 0100 0011 0100 0010

- Sign: 0 => positive
- Exponent:
 - 0110 1000_{two} = 104_{ten}
 - Bias adjustment: 104 - 127 = -23
- Significand:
 - $1 + 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + 0 \times 2^{-4} + 1 \times 2^{-5} + \dots$
 - $= 1 + 2^{-1} + 2^{-3} + 2^{-5} + 2^{-7} + 2^{-9} + 2^{-11} + 2^{-13} + 2^{-15} + 2^{-17} + 2^{-19} + \dots$
 - $= 1.0 + 0.666115$
- Represents: $1.666115 \times 2^{-23} \sim 1.986 \times 10^{-7}$

52

IEEE 754 Format Parameters

Parameter	Format			
	Single	Single Extended	Double	Double Extended
Word width (bits)	32	≥ 43	64	≥ 79
Exponent width (bits)	8	≥ 11	11	≥ 15
Exponent bias	127	unspecified	1023	unspecified
Maximum exponent	127	≥ 1023	1023	≥ 16383
Minimum exponent	-126	≤ -1022	-1022	≤ -16382
Number range (base 10)	10^{-38} to 10^{38}	unspecified	10^{-308} to 10^{308}	unspecified
Significant width (bits)*	23	≥ 31	52	≥ 63
Number of exponents	254	unspecified	2046	unspecified
Number of fractions	2^{23}	unspecified	2^{52}	unspecified
Number of values	1.98×2^{31}	unspecified	1.99×2^{63}	unspecified

* not including implied bit

53

Interpretation of IEEE 754 Floating-Point Numbers

	Single Precision (32 bits)				Double Precision (64 bits)			
	Sign	Biased exponent	Fraction	Value	Sign	Biased exponent	Fraction	Value
positive zero	0	0	0	0	0	0	0	0
negative zero	1	0	0	-0	1	0	0	-0
plus infinity	0	255 (all 1s)	0	∞	0	2047 (all 1s)	0	∞
minus infinity	1	255 (all 1s)	0	-∞	1	2047 (all 1s)	0	-∞
quiet NaN	0 or 1	255 (all 1s)	≠ 0	NaN	0 or 1	2047 (all 1s)	≠ 0	NaN
signaling NaN	0 or 1	255 (all 1s)	≠ 0	NaN	0 or 1	2047 (all 1s)	≠ 0	NaN
positive normalized nonzero	0	$0 < e < 255$	f	$2^{e-127}(1.f)$	0	$0 < e < 2047$	f	$2^{e-1023}(1.f)$
negative normalized nonzero	1	$0 < e < 255$	f	$-2^{e-127}(1.f)$	1	$0 < e < 2047$	f	$-2^{e-1023}(1.f)$
positive denormalized	0	0	f ≠ 0	$2^{-126}(0.f)$	0	0	f ≠ 0	$2^{-1022}(0.f)$
negative denormalized	1	0	f ≠ 0	$-2^{-126}(0.f)$	1	0	f ≠ 0	$-2^{-1022}(0.f)$

54

Floating-Point Numbers and Arithmetic Operations

Floating Point Numbers	Arithmetic Operations
$X = X_s \times B^{E_x}$	$X + Y = (X_s \times B^{E_x - E_y} + Y_s) \times B^{E_y}$
$Y = Y_s \times B^{E_y}$	
	$X - Y = (X_s \times B^{E_x - E_y} - Y_s) \times B^{E_y}$
	$X \times Y = (X_s \times Y_s) \times B^{E_x + E_y}$
	$\frac{X}{Y} = \left(\frac{X_s}{Y_s}\right) \times B^{E_x - E_y}$

Examples:

$$X = 0.3 \times 10^2 = 30$$

$$Y = 0.2 \times 10^3 = 200$$

$$X + Y = (0.3 \times 10^{3-2} + 0.2) \times 10^3 = 0.23 \times 10^3 = 230$$

$$X - Y = (0.3 \times 10^{3-3} - 0.2) \times 10^3 = (-0.17) \times 10^3 = -170$$

$$X \times Y = (0.3 \times 0.2) \times 10^{2+3} = 0.06 \times 10^5 = 6000$$

$$X \div Y = (0.3 \div 0.2) \times 10^{2-3} = 1.5 \times 10^{-1} = 0.15$$

55

A floating-point operation may produce one of these conditions:

- Exponent overflow:
 - A positive exponent exceeds the maximum possible exponent value.
 - In some systems, this may be designated as $+\infty$ or $-\infty$.
- Exponent underflow:
 - A negative exponent is less than the minimum possible exponent value (e.g., -200 is less than -127).
 - This means that the number is too small to be represented, and it may be reported as 0.
- Significant underflow:
 - In the process of aligning significands, digits may flow off the right end of the significand.
 - Some form of rounding is required.
- Significant overflow:
 - The addition of two significands of the same sign may result in a carry out of the most significant bit.
 - This can be fixed by realignment.

56

FP Arithmetic +/-

- Check for zeros
- Align significands (adjusting exponents)
- Add or subtract significands
- Normalize result

57

FP Arithmetic +/- Phase 1

- Zero check
 - Because addition and subtraction are identical except for a sign change, the process begins by changing the sign of the subtrahend if it is a subtract operation.
 - Next, if either operand is 0, the other is reported as the result.

58

FP Arithmetic +/- Phase 2

- Significand alignment
 - Numbers need to be manipulated so that the two exponents are equal.
- To see the need for aligning exponents, consider the following decimal addition:
 - $(123 \times 10^0) + (456 \times 10^2)$
 - Clearly, we cannot just add the significands.
 - The digits must first be set into equivalent positions,
 - that is, the 4 of the second number must be aligned with the 3 of the first.
 - Under these conditions, the two exponents will be equal, which is the mathematical condition under which two numbers in this form can be added. Thus,
 - $(123 \times 10^0) + (456 \times 10^2) = (123 \times 10^0) + (4.56 \times 10^0) = 127.56 \times 10^0$

59

FP Arithmetic +/- Phase 2

- Alignment may be achieved by shifting either the smaller number to the right (increasing its exponent) or shifting the larger number to the left.
 - Because either operation may result in the loss of digits, it is the smaller number that is shifted; any digits that are lost are therefore of relatively small significance.
- The alignment is achieved by repeatedly shifting the magnitude portion of the significand right 1 digit and incrementing the exponent until the two exponents are equal.
 - Note that if the implied base is 16, a shift of 1 digit is a shift of 4 bits.
 - If this process results in a 0 value for the significand, then the other number is reported as the result.
 - Thus, if two numbers have exponents that differ significantly, the lesser number is lost.

60

FP Arithmetic +/- Phase 3

- Addition
 - The two significands are added together, taking into account their signs.
 - Because the signs may differ, the result may be 0.
 - There is also the possibility of significand overflow by 1 digit.
 - If so, the significand of the result is shifted right and the exponent is incremented.
 - An exponent overflow could occur as a result;
 - this would be reported and the operation halted.


61

FP Arithmetic +/- Phase 4

- Normalization
 - Normalization consists of shifting significand digits left until the most significant digit (bit, or 4 bits for base-16 exponent) is nonzero.
 - Each shift causes a decrement of the exponent and thus could cause an exponent underflow.
 - Finally, the result must be rounded off and then reported.

62

FP Addition & Subtraction Flowchart




63

FP Arithmetic x/÷

- Check for zero
- Add/subtract exponents
- Multiply/divide significands (watch sign)
- Normalize
- Round
- All intermediate results should be in double length storage


64

Floating Point Multiplication



65

Floating Point Division



66