Computer Architecture

Prof. Dr. Nizamettin AYDIN

naydin@yildiz.edu.tr nizamettinavdin@gmail.com

http://www.yildiz.edu.tr/~naydin

MIPS Instruction Set-II

Outline

- MIPS Instruction Set-II
 - Control Flow Instructions Control Flow
 - Specifying Branch Destinations
 - · Compiling If-Else Statements
 - Unconditonal Jump
 - Branch Instruction Design
 - For Loop
 - Procedure Call
 - · Procedure Call Instructions
 - MIPS Register Usage Convention
 - Temporary and Saved Registers
 - Stack allocation in MIPS
 - Storage Classes
 - Memory Layout

Control Flow Instructions

- What are control flow statements in a programming language?
 - Loops:
 - Do, For, While
 - If then else
 - Case and Switch Statements
 - Function Calls
 - Goto, Labels (not recommended)
 - Return Statement

Control Flow

- The kinds of control flow statements supported by different languages vary, but can be categorized by their effect:
 - continuation at a different statement
 - · unconditional branch or jump,
 - executing a set of statements only if some condition is met choice - i.e., conditional branch
 - executing a set of statements zero or more times, until some condition is met
 - · i.e., loop the same as conditional branch,
 - executing a set of distant statements, after which the flow of control usually returns subroutines or functions,

 - stopping the program, preventing any further execution · unconditional halt.

MIPS Control Flow Instructions

- MIPS conditional branch instructions (I format): \$s0, \$s1, Lbl #go to Lbl if \$s0≠\$s1 bne bea
 - \$s0, \$s1, Lbl #go to Lbl if \$s0=\$s1
- Branch to a labeled instruction if a condition is met

- Otherwise, continue sequentially


- Example: if (i==j) h = i + j;
 - bne \$s0, \$s1, Lb11 add \$s3, \$s0, \$s1 Lbl1: ...


Specifying Branch Destinations


bne \$s0, \$s1, Lb1


16 17 0x05 16 bit offset

- How is the branch destination address specified?
- Use a register (like in lw and sw) added to the 16-bit offset
 - which register? Instruction Address Register (the PC)
 - its use is automatically implied by instruction
 PC gets updated (PC+4) during the fetch cycle so that it holds the address of the next instruction
 PC gets updated to (PC+4 + offset) if the branch is taken
 - limits the branch distance to -2^{15} to $+2^{15}$ -1 (word) instructions from the (instruction after the) branch instruction, but most branches are local anyway










Branch Instruction Design


- Why not blt, bge, etc?
- Hardware for $<, \geq, \dots$ slower than $=, \neq$
 - Combining with branch involves more work per instruction, requiring a slower clock
 - All instructions are penalized!
- beg and bne are the common case - Use in combination with beq, bne with slt
- · This is a good design compromise

Set on Less Than (slt)

- Use in combination with beq, bne with slt slt \$t0, \$s1, \$s2 # if (\$s1 < \$s2) bne \$t0, \$zero, L # branch to L
- Set result to 1 if a condition is true – Otherwise, set to 0
- slt rd, rs, rt
 if (rs < rt) rd = 1; else rd = 0;
- slti rt, rs, constant
 - if (rs < constant) rt = 1; else rt = 0;

			Fo	or Lo	oop	
for $(j = 0; j < 10; j++)$ a = a + j;			+)	This is not correct since the loop bound is not j!=10 but j< 10		
#assur	ne s0 =	≔ j; s1 :	== a; t0	== ter	mp;	
Instruc	ctions				Comments	
	addi	\$s0,	\$zero,	0	#j = 0 + 0	
		¢40	\$zero,	10	#temp = 0 + 10	
	addi	\$t0,	$\varphi L C I U$,		m cmp = 0 + 10	
Loop:		\$10, \$s0,	,		#if $(j == temp)$ goto Exit	
Loop:		\$s0,	\$t0,	Exit	1	
Loop:	beq	\$s0, \$s1,	\$t0, \$s1,	Exit \$s0	#if (j == temp)goto Exit	
Loop:	beq add	\$s0, \$s1,	\$t0, \$s1,	Exit \$s0	#if ($j == temp$)goto Exit # $a = a + j$	





Procedure Call

- The execution of a procedure
 - Place parameters in a place where the procedure can access
 - Transfer control to the procedure
 - Acquire the storage resources needed for the procedure
 - Perform the desired task
 - Place the result value in a place where the calling program can access
 - Return control to the point of origin

Procedure Call Instructions

- Procedure call:
 - jump and link
 - jal ProcedureLabel
 - Address of following instructon put in \$ra
 - Jumps to target address
- · Procedure return: jump register


jr \$ra

Copies \$ra to program counter

Copyright 2000 N. AYDIN. All rights reserved.

MIPS Register Usage Convention


- \$a0-\$a3:
 four argument registers in which to pass parameters
 \$v0-\$v1:
- two value registers in which to return values
- \$ra:
- one return address register to return to the point of origin
 At the end of the procedure we jump back to the \$ra (an unconditional jump)
 - jr \$ra #jump register
- The jump-and-link instruction (jal) :
- jump to an address and simultaneously saves the address of the following instruction (PC + 4) in register \$ra jal ProcedureAddress




Spilling Registers • What if the callee needs more than 4 arguments? • What happens to the content of the register file? callee uses a sotware stack · a last-in-first-out queue Stack is kept in memory high addr - One of the general registers, \$sp (\$29), is used to address the stack ⊢\$sp · which "grows" from high address to low address top of stack • add data onto the stack - push sp = p - 4- data on stack at new \$sp • remove data from the stack – pop sp = p + 4- data from stack at \$sp 109.4

Temporary and Saved Registers

- Temporary registers \$t0 through \$t9 can also be used as by MIPS convention they are not preserved by the callee across subroutine boundaries
 - i.e., if the caller must first save it if it concerns that it may lose its content
- However, saved registers \$s0 through \$s7 must be preserved by the callee
 - i.e., if the callee uses one, it must first save it and then restore it to its old value before returning control to the caller






Copyright 2000 N. AYDIN. All rights reserved.


Storage Classes

- Storage classes
 - Variables that are local to a procedure and are discarded when the procedure exits
 - Variables that exist across procedures are kept in static memory.
- To simplify access to static data MIPS uses global pointer (\$gp)




Leaf Procedure Example				
C code	:			
int	leaf_example (int g,int h,int i,int j)			
{				
	int f;			
	f = (g + h) - (i + j);			
	return f;			
}				
– Argu	ments g,, j in \$a0,, \$a3			
- f in \$	s0 (hence, need to save \$s0 on stack)			
– Resu	lt in \$v0			

Leaf Procedure							
MIPS				<pre>int leaf_example (int g, int h, int i, int j) { int f; f = (a + h) - (i + i);</pre>			
leaf_ex	ample:			r = (g + h) - (1 + j); return f; }			
add	i \$sp,	\$sp,	-4				
SW	\$s0,	0(\$sp)		Save \$s0 on stack			
add	\$t0,	\$a0,	\$a1				
add	\$t1,	\$a2,	\$a3	Procedure body			
sub	\$s0,	\$t0,	\$t1				
add	\$v0,	\$s0,	\$zero	Result on the return value			
lw	\$s0,	0(\$sp)		Restore stack			
add	i \$sp,	\$sp,	4				
jr	\$ra			Return			



• Recursive functions are optimized to prevent stack overflow.



Non-Leaf Procedure Example - Recursion
• C code:
int fact (int n)
{
if (n < 1)
return 1;
else
return n * fact(n - 1);
}
– Argument n in \$a0
– Result in \$v0

Non-Leaf Procedure Example - Recursion

MIPS co	ue.			<pre>int f; f = (g + h) - (i + j); return f; }</pre>
fact:				
addi	\$sp,	\$sp,	-8	# adjust stack for 2 items
SW	\$ra,	4(\$sp)		# save the return address
SW	\$a0,	0(\$sp)		# save the argument n
slti	\$t0,	\$a0,	1	# test for n<1
beq	\$t0,	\$zero,	Else	# if n>=1, goto Else
addi	\$v0,	\$zero,	1	# return 1
addi	\$sp,	\$sp,	8	# pop 2 items off stack
jr	\$ra			# return to after jal
Else:				
addi	\$a0,	\$a0,	-1	# n>=1: argument gets (n-1)
jal	fact			# call fact with (n-1)
lw	\$a0,	0(\$sp)		# return from jal: restore argument n
lw	\$ra,	4(\$sp)		# restore the return address
addi	\$sp,	\$sp,	8	# adjust stack pointer to pop 2 items
mul	\$v0,	\$a0,	\$v0	<pre># return n*fact(n-1)</pre>
jr	\$ra			

Procedure Calls in MIPS (Summary)

- The caller passes arguments to the callee by placing the values into the argument registers \$a0-\$a3.
- The caller calls jal followed by the label of the subroutine.
 This saves the return address in \$ra.
 The return address is PC + 4, where PC is the address of the jal instruction
- The callee starts by pushing any registers it needs to save on the stack.
- If the callee calls a another subroutine, then it must push \$ra on the stack.
 - It may need to push temporary registers as well.
 - Once the subroutine is complete, the return value is place in v0-v1
- The callee then calls jr \$ra to return back to the caller.