Computer Architecture

Prof. Dr. Nizamettin AYDIN

naydin@yildiz.edu.tr nizamettinaydin@gmail.com

http://www.yildiz.edu.tr/~naydin

MIPS Instruction Set-I

Outline

MIPS Instruction Set

- Overview
- MIPS operands
 - Register operands
 - Memory operands
 - Immediate operands
- MIPS instruction formats
- MIPS operations
 - · Aritmetic operations
 - Logical operations
- Hexadecimal notation

Instructions: Overview

- Language of the machine
- More primitive than higher level languages,
 e.g., no sophisticated control flow such as while or for loops
- Very restrictive
- e.g., MIPS arithmetic instructions
- MIPS instruction set architecture
 inspired most architectures developed since the 80's
 vused by NEC, Nintendo, Silicon Graphics, Sony
 - Design goals
 maximize performance and minimize cost and reduce design time



MIPS operands

- · Register Operands
 - Arithmetic instructions use register operands
 MIPS has a 32 × 32-bit register file
 - Assembler names of registers
 - \$t0, \$t1, ..., \$t9 for temporary values
 - \$s0, \$s1, ..., \$s7 for saved variables
- Example
 - -C code: A = B + C
 - MIPS code: add \$s0, \$s1, \$s2

MIPS operands

- · Memory Operands
 - Processor can only keep small amount of data in registers
 - Main memory used for composite data
 Arrays structures dynamic data
 - MIPS has two basic data transfer instructions for accessing memory
 - · Load values from memory into registers
 - Store result from register to memory
 - Memory is byte addressed
 - · Each address identifies an 8-bit byte
 - In MIPS, arithmetic operations work only on registers
 Compiler issues load/store instructions to get the operands to place them in registers











Copyright 2000 N. AYDIN. All rights reserved.

2

MIPS operands

- · Immediate Operands
 - Constant data specified in an instruction addi \$s3, \$s3, 4
 - No subtract immediate instruction • Just use a negative constant
- addi \$s2, \$s1, -1
- Constant Zero
 - MIPS register 0 (\$zero) is the constant 0
 Cannot be overwritten
 - Useful for common operations
 e.g., move between registers add \$t2, \$s1, \$zero

Question

- In the MIPS code below
 - lw \$v1, **0**(\$a0)
 - addi \$v0, \$v0, 1
 - sw \$v1, **0**(\$a1)
 - addi \$a0, \$a0, 1
 - 1. How many times is instruction memory accessed?
 - 2. How many times is data memory accessed? (Count only accesses to memory, not registers.)
 - 3. How many times is register file accessed?
 - 4. Which ones are read, which ones are write to the register file?

Question-Solution

- 1. 4 times instruction memory
 - Because every instruction needs to be fetched (read) from memory
- 2. 2 times data memory – One for lw (read), one for sw (write)
- 3. 8 times register file is accessed
- 4.
- -----
- lw \$v1, 0(\$a0) addi \$v0, \$v0, 1
- sw \$v1, 0(\$a1) addi \$a0, \$a0, 1
- a0 is read, v1 is written into v0 is read, v0 is written into a1 is read and v1 is read
- 0, 1 a0 is read, a0 is written into







Copyright 2000 N. AYDIN. All rights reserved.



MIPS Register Convention

Name Register Number		Usage	Preserve on call?
\$zero	0	constant 0 (hardware)	n.a.
\$at 1		reserved for assembler	n.a.
\$v0 - \$v1	2-3	returned values	no
\$a0 - \$a3	4-7	arguments	yes
\$t0 - \$t7	8-15	temporaries	no
\$s0 - \$s7 16-2		saved values	yes
\$t8 - \$t9	24-25	temporaries	No
\$k0 -\$k1 26-27		reserved for OS	n.a.
\$gp	28	global pointer	yes
\$sp	29	stack pointer	yes
\$fp 30		frame pointer	yes
Śra	31	return addr (hardware)	yes



Question

What is the corresponding C statement for the following MIPS assembly instructions?
 sll \$t0 \$s0 2

sll	\$t0,	\$s0,	2
add	\$t0,	\$s6,	\$t0
sll	\$t1,	\$s1,	2
add	\$t1,	\$s7,	\$t1
lw	\$s0,	0(\$t0)	
addi	\$t2,	\$t0,	4
lw	\$t0,	0(\$t2)	
add	\$t0,	\$t0,	\$s0
SW	\$t0,	0(\$t1)	

Assume f, g, h, i and j are assigned to \$\$0, \$\$1, \$\$2, \$\$3, and \$\$4
Base addresses of arrays A and B are in registers \$\$6 and \$\$7



Copyright 2000 N. AYDIN. All rights reserved.



Endianness

- Big-endian representation is the most common convention in data networking;
 - fields in the protocols of the internet protocol are transmitted in big-endian order.
- Little-endian storage is popular for microprocessors in part due to significant historical influence on microprocessor designs by Intel
- Little-endian dominates but do not assume all use little-endian.











Name			Fiel	ds		Comments			
Field Size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions 32 bits		
R-format	op	rs	rt	rd	shamt	funct	Arithmetic/logic instruction format		
I-format	op	rs	rt	address/immediate			Data transfer, branch, immediate format		
J-format	op		t	target address			Jump instruction format		

~

.

- ---- ~ .

Instruction	Format					shamt	funct	address
add	R	000000	reg	reg	reg	00000	100000	NA
sub	R	000000	reg	reg	reg	00000	100010	NA
addi add immediate)	I.	001000	reg	reg	NA	NA	NA	constant
lw (load word)	I.	100011	reg	reg	NA	NA	NA	address
sw (store word)	T.	101011	reg	reg	NA	NA	NA	address

MIPS operations

MIPS Arithmetic Operations

- · MIPS assembly language notation add a, b, c
 - add the two variables **b** and **c** and put their sum in **a**
 - each MIPS arithmetic instruction
 - · performs only one operation
 - · must always have exactly three variables
- Example, to place the sum of four variables b, c, d, and e into variable a.
 - add a, b, c # The sum of b and c is placed in a
 - add a, a, d # The sum of b, c, and d is now in a
 - add a, a, e # The sum of b, c, d, and e is now in a

MIPS Arithmetic Operations

• Example:

– C code

- Compiling C Assignment Statements into MIPS
- = b – MIPS code :
 - add \$s0, \$s1, \$s2
- · compiler's job is to associate variables with registers

MIPS Arithmetic Operations

- Example:
 - Compiling C Assignment Statements into MIPS
 - C code : a = b + c
 - MIPS code : add \$s0, \$s1, \$s2
 - compiler's job is to associate variables with registers
- Design Principle 1:
 - simplicity favors regularity.
 - Regular instructions make for simple hardware!
 - Simpler hardware reduces design time and manufacturing cost.

MIPS Arithmetic Operations

• Consider the following C code:

f = (g + h) - (i + j);

- The variables f, g, h, i, and j are assigned to the registers \$\$0, \$\$1, \$\$2, \$\$3, and \$\$4, respectively.
- What is the compiled MIPS code?
- Compiled MIPS code:

add \$t0, \$s1, \$s2	<pre># register \$t0 contains g + h</pre>
add \$t1, \$s3, \$s4	<pre># register \$t1 contains i + j</pre>
sub \$s0, \$t0, \$t1	# f gets \$t0 - \$t1

	Logical Operations									
• In	Instructions for bitwise manipulation									
	Operation	С	Java	MIPS						
	Shift left	<<	<<	sll						
	Shift right	>>	>>>	srl						
		0	0							

Bitwise AND	&	&	and, andi
Bitwise OR	1	1	or, ori
Bitwise NOT	~	~	nor

• Useful for extracting and inserting groups of bits in a word







Hexadecimal

• Base 16

- Compact representation of bit strings

- 4 bits per hex digit

0	0000	4	0100	8	1000	с	1100
1	0001	5	0101	9	1001	d	1101
2	0010	6	0110	а	1010	е	1110
3	0011	7	0111	b	1011	f	1111

• Example: eca86420 1110 1100 1010 1000 0110 0100 0010 0000

