

Computer Architecture

Prof. Dr. Nizamettin AYDIN


naydin@yildiz.edu.tr

<http://www.yildiz.edu.tr/~naydin>

1

Instruction Set Architecture

2



3

Instruction Set

- **Instruction:** Language of the machine
- **Instruction set:** Vocabulary of the language (Collection of instructions that are understood by a CPU)
lda, sta, brp, jmp, nop, ... (VVM)
- **Machine Code**
 - machine readable
 - Binary (example: 1000110010100000)
- Usually represented by assembly codes
 - Human readable
 - Example: VVM code adding a number entered from keyboard and a number in memory location 40

```
0 in
1 sta 30
2 add 40
3 sta 50
4 hlt
```

4

Instruction Types

- Data processing
 - ADD, SUB
- Data storage (main memory)
 - STA
- Data movement (I/O)
 - IN, OUT, LDA
- Program flow control
 - BRZ

5

Elements of an Instruction

- Operation code (Op-code)
 - Do this
 - Example: ADD 30 (VVM code)
- Source Operand reference
 - To this
 - Example: LDA 50 (VVM code)
- Result Operand reference
 - Put the result here
 - Example: STA 60 (VVM code)
- Next Instruction Reference
 - When you have done that, do this...
 - PC points to the next instruction

6

Source and Result Operands

- Source and Result Operands can be in one of the following areas:
 - Main memory
 - Virtual memory
 - Cache
 - CPU register
 - I/O device

7


Instruction Representation

- In machine code each instruction has a unique bit pattern
- For human consumption a symbolic representation is used (assembly language)
 - **Opcodes** are represented by abbreviations, called **mnemonics** indicating the operation
 - ADD, SUB, LDA, BRP, ...
- In an assembly language, operands can also be represented as following
 - ADD A,B (add contents of B and A and save the result into A)

8

Simple Instruction Format

- Following is a 16 bit instruction format



- So...
 - What is the maximum number of instructions in this processor?
 - What is the maximum directly addressable memory size?

9

Instruction Set Classification

- One way for classification:
 - Number of operands for typical arithmetic instruction
 - add \$s1, \$s2, \$s3 → **3**
 - What are the possibilities?
 - Will use this C statement as an example:
 - a = b + c;
 - Assume a, b and c are in memory

10

Zero Address Machine

- a.k.a. **Stack Machines**
- Example: $a = b + c;$

```

PUSH b    # Push b onto stack
PUSH c    # Push c onto stack
ADD       # Add top two items
          # on stack and replace
          # with sum
POP a     # Remove top of stack
          # and store in a
    
```

11

One Address Machine

- a.k.a. **Accumulator Machine**
- One operand is implicitly the accumulator
- Example: $a = b + c;$

```

LOAD b    # ACC ← b
ADD c     # ACC ← ACC + c
STORE a   # a ← ACC
    
```

- A good example for such a machine is...
 - VVM

12

Two Address Machine (1)

- a.k.a. **Register-Memory Instruction Set**
- One operand may be a value from memory
- Machine has **n** general purpose registers
– \$0 through \$n-1
- Example: $a = b + c;$

```
LOAD $1, b # $1 ← M[b]
ADD $1, c # $1 ← $1 + M[c]
STORE $1, a # M[a] ← $1
```

13

Two Address Machine (2)

- a.k.a. **Memory-Memory Machine**
- Another possibility do stuff in memory!
- These machines have registers used to compute memory addresses
- 2 addresses (One address doubles as operand and result)
- Example: $a = b + c;$

```
MOVE a, b # M[a] ← M[b]
ADD a, c # M[a] ← M[a] + M[c]
```

14

Two Address Machine (3)

- a.k.a. **Load-Store Instruction Set** or **Register-Register Instruction Set**
- Typically can only access memory using load/store instructions
- Example: $a = b + c;$

```
LOAD $1, b # $1 ← M[b]
LOAD $2, c # $2 ← M[c]
ADD $1, $2 # $1 ← $1 + $2
STORE $1, a # M[a] ← $1
```

15

Three Address Machine

- a.k.a. **Load-Store Instruction Set** or **Register-Register Instruction Set**
- Typically can only access memory using load/store instructions
- 3 addresses (Operand 1, Operand 2, Result)
– May be a forth - next instruction (usually implicit)
– Needs very long words to hold everything
- Example: $a = b + c;$

```
LOAD $1, b # $1 ← M[b]
LOAD $2, c # $2 ← M[c]
ADD $3, $1, $2 # $3 ← $1 + $2
STORE $3, a # M[a] ← $3
```

16

Utilization of Instruction Addresses

Number of Addresses	Symbolic Representation	Interpretation
3	OP A, B, C	$A ← B OP C$
2	OP A, B	$A ← A OP B$
1	OP A	$AC ← AC OP A$
0	OP	$T ← (T - 1) OP T$

AC = accumulator
T = top of stack
(T - 1) = second element of stack
A, B, C = memory or register locations

17

Types of Operand

- Addresses
– Operand is in the address
- Numbers (actual operand)
– Integer or fixed point
– floating point
– decimal
- Characters (actual operand)
– ASCII etc.
- Logical Data (actual operand)
– Bits or flags

18


Pentium Data Types

- 8 bit (byte), 16 bit (word), 32 bit (double word), 64 bit (quad word)
- Addressing in Pentium is by 8 bit units
- A 32 bit double word is read at addresses divisible by 4:

0100 1A 22 F1 77
+0 +1 +2 +3

19

Pentium Numeric Data Formats



20

PowerPC Data Types

- 8 (byte), 16 (halfword), 32 (word) and 64 (doubleword) length data types
- Fixed point processor recognises:
 - Unsigned byte, unsigned halfword, signed halfword, unsigned word, signed word, unsigned doubleword, byte string (<128 bytes)
- Floating point
 - IEEE 754
 - Single or double precision

21

Types of Operation

- Data Transfer
- Arithmetic
- Logical
- Conversion
- I/O
- System Control
- Transfer of Control

22

Data Transfer

- Need to specify
 - Source
 - Destination
 - Amount of data
- May be different instructions for different movements
- Or one instruction and different addresses

23

Arithmetic

- Basic arithmetic operations are...
 - Add
 - Subtract
 - Multiply
 - Divide
 - Increment (a++)
 - Decrement (a--)
 - Negate (-a)
 - Absolute
- Arithmetic operations are provided for...
 - Signed Integer
 - Floating point?
 - Packed decimal numbers?

24

Logical

- Bitwise operations
- AND, OR, NOT
 - Example1: bit masking using AND operation
 - (R1) = 10100101
 - (R2) = 00001111
 - (R1) AND (R2) = 00000101
 - Example2: taking ones complement using XOR operation
 - (R1) = 10100101
 - (R2) = 11111111
 - (R1) XOR (R2) = 01011010


25

Basic Logical Operations

P	Q	NOT P	P AND Q	P OR Q	P XOR Q	P=Q
0	0	1	0	0	0	1
0	1	1	0	1	1	0
1	0	0	0	1	1	0
1	1	0	1	1	0	1

26

Shift and Rotate Operations



27

Examples of Shift and Rotate Operations

Input	Operation	Result
10100110	Logical right shift (3 bits)	00010100
10100110	Logical left shift (3 bits)	00110000
10100110	Arithmetic right shift (3 bits)	11110100
10100110	Arithmetic left shift (3 bits)	10110000
10100110	Right rotate (3 bits)	11010100
10100110	Left rotate (3 bits)	00110101

28

An example - sending two characters in a word

- Suppose we wish to transmit characters of data to an I/O device, 1 character at a time.
 - If each memory word is 16 bits in length and contains two characters, we must unpack the characters before they can be sent.
- To send the left-hand character:
 - Load the word into a register
 - AND with the value 1111111100000000
 - This masks out the character on the right

29

An example - sending two characters in a word

- Shift to the right eight times
 - This shifts the remaining character to the right half of the register
- Perform I/O
 - The I/O module reads the lower-order 8 bits from the data bus.
- To send the right-hand character:
 - Load the word again into the register
 - AND with 0000000011111111
 - Perform I/O

30

Conversion

- Conversion instructions are those that change the format or operate on the format of data.
- For example:
 - Binary to Decimal conversion

31

Input/Output

- May be specific instructions
 - IN, OUT
- May be done using data movement instructions (memory mapped)
- May be done by a separate controller (DMA)

32

Systems Control

- Privileged instructions
- CPU needs to be in specific state
- For operating systems use


33

Transfer of Control

- Branch
 - For example: brz 10 (branch to 10 if result is zero)
- Skip
 - e.g. increment and skip if zero
- Subroutine call
 - c.f. interrupt call


34

Branch Instruction



35

Nested Procedure Calls



36

MMX Instruction Set

Category	Instruction	Description
Arithmetic	PADD (B, W, D)	Parallel add of packed eight bytes, four 16-bit words, or two 32-bit doublewords, with truncation.
	PADDQ (B, W)	Add with saturation.
	PADDQ (B, W)	Add integer with saturation.
	PSUB (B, W, D)	Subtract with truncation.
	PSUB (B, W)	Subtract with saturation.
	PSUBQ (B, W)	Subtract integer with saturation.
	PMULLB	Parallel multiply of four signed 16-bit words, with high-order 16 bits of 32-bit result cleared.
	PMULLW	Parallel multiply of four signed 16-bit words, with low-order 16 bits of 32-bit result cleared.
	PMADDQW	Parallel multiply of four signed 16-bit words, add together subsequent pairs of 32-bit results.
	PCMPGQ (B, W, D)	Parallel compare for equality, result is mask of 1s if true or 0s if false.
Compression	PCMPGT (B, W, D)	Parallel compare for greater than, result is mask of 1s if true or 0s if false.
	PACKUWB	Pack words into bytes with truncated saturation.
	PACKSSWB	Pack words into bytes, or doublewords into words, with signed saturation.
Conversion	PSNBQ (B, W, D)	Parallel sign-extended (unpacked) high-order bytes, words, or doublewords from MMX register.
	PSNBQ (B, W, D)	Parallel sign-extended (unpacked) low-order bytes, words, or doublewords from MMX register.
	PSQB	64-bit bitwise logical AND.
	PSQB	64-bit bitwise logical AND NOT.
Logical	PSQB	64-bit bitwise logical OR.
	PSQB	64-bit bitwise logical XOR.
	PSLL (W, D, Q)	Parallel logical left shift of packed words, doublewords, or quadwords by amount specified in MMX register or immediate value.
	PSRL (W, D, Q)	Parallel logical right shift of packed words, doublewords, or quadwords.
Shift	PSRA (W, D)	Parallel arithmetic right shift of packed words, doublewords, or quadwords.
	PSRA (W, D)	Parallel arithmetic right shift of packed words, doublewords, or quadwords.
Data Transfer	MOV (D, Q)	Move doubleword or quadword to/from MMX register.
State Mgt	EMMS	Empty MMX state (empty FP registers tag bits).

43

PowerPC Operation Types

Instruction	Description
Branch-Oriented	
b	Unconditional branch.
bl	Branch to target address and place effective address of instruction following the branch into the Link Register.
bc	Branch conditional on Compare Register and/or on bit in Condition Register.
sc	System call to invoke an operating system service.
trap	Compare two operands and invoke system trap handler if specified conditions are met.
Load/Store	
lrrn	Load word and zero extend to left; update source register.
lfi	Load doubleword.
lrrw	Load multiple word; load consecutive words into contiguous registers from the target register through general purpose register 31.
lrrw	Load a string of bytes into registers beginning with target register; 4 bytes per register; wrap around from register 31 to register 0.
Integer Arithmetic	
add	Add contents of two registers and place in third register.
and	Bitwise AND of two registers and place in third register.
mulhw	Multiply low-order 32-bit contents of two registers and place 64-bit product in third register.
divd	Divide 64-bit contents of two registers and place in quotient in third register.
Logical and Shift	
cmp	Compare two operands and set four condition bits in the specified condition register field.
cond	Condition register AND; two bits of the Condition Register are ANDed and the result placed in one of the two bit positions.
and	AND contents of two registers and place in third register.
cntlrd	Count number of consecutive 0s beginning at bit zero in source register and place count in destination register.
rlwinl	Rotate left doubleword register, AND with mask, and store in destination register.
sl	Shift left bits in source register and store in destination register.

44

PowerPC Operation Types

Floating-Point	
lfs	Load 32-bit floating-point number from memory, convert to 64-bit format, and store in floating-point register.
fadd	Add contents of two registers and place in third register.
fmadd	Multiply contents of two registers, add the contents of a third, and place result in fourth register.
fcmpu	Compare two floating-point operands and set condition bits.
Cache Management	
dcbf	Data cache block flush; perform lookup in cache on specified target address and perform flushing operation.
icbi	Instruction cache block invalidate.

45


Byte Ordering

- How should bytes within multi-byte word be ordered in memory?
- Some conventions
 - Sun's, Mac's are "Big Endian" machines
 - Least significant byte has highest address
 - Alphas, PC's are "Little Endian" machines
 - Least significant byte has lowest address

46

Byte Ordering Example

- Big Endian
 - Least significant byte has highest address
- Little Endian
 - Least significant byte has lowest address
- Example
 - Variable x has 4-byte representation 0x01234567
 - Address given by &x is 0x100




47

Representing Integers

- int A = 15213;
- int B = -15213;
- long int C = 15213;

Decimal:	15213
Binary:	0011 1011 0110 1101
Hex:	3 B 6 D



48

Representing Pointers

- `int B = -15213;`
- `int *P = &B;`

Alpha Address

Hex: 1 F F F F F C A 0

Binary: 0001 1111 1111 1111 1111 1111 1100 1010 0000

Alpha P

A0
FC
FF
FF
01
00
00
00

Sun P

Sun Address

Hex: E F F F F F B 2 C

Binary: 1110 1111 1111 1111 1111 1011 0010 1100

Linux P

Linux Address

Hex: B F F F F 8 D 4

Binary: 1011 1111 1111 1111 1111 1000 1101 0100

Linux P

D4
F8
FF
BF


Different compilers & machines assign different locations to objects

49

Representing Floats

- `Float F = 15213.0;`

Linux/Alpha F Sun F




IEEE Single Precision Floating Point Representation

Hex: 4 6 6 D B 4 0 0

Binary: 0100 0110 0110 1101 1011 0100 0000 0000

15213: 1110 1101 1011 01




Not same as integer representation, but consistent across machines
Can see some relation to integer representation, but not obvious

50

Representing Strings

- Strings in C
 - `char S[6] = "15213";`
 - Represented by array of characters
 - Each character encoded in ASCII format
 - Standard 7-bit encoding of character set
 - Character "0" has code 0×30
 - Digit i has code $0 \times 30 + i$
 - String should be null-terminated
 - Final character = 0
- Compatibility
 - Byte ordering is not an issue
 - Data are single byte quantities
 - Text files generally platform independent
 - Except for different conventions of line termination character(s)!

Linux/Alpha s Sun s



51

Example of C Data Structure

```
struct {
    int a; //0x1112_1314 word
    int pad; //
    double b; //0x2122_2324_2526_2728 doubleword
    char* c; //0x3132_3334 word
    char d[7]; // 'A', 'B', 'C', 'D', 'E', 'F', 'G' byte array
    short e; //0x5152 halfword
    int f; //0x6161_6364 word
} s;
```

Big-endian address mapping

Byte Address	11	12	13	14	04	05	06	07
00	00	01	02	03	04	05	06	07
08	21	22	23	24	25	26	27	28
08	08	09	0A	0B	0C	0D	0E	0F
10	31	32	33	34	'A'	'B'	'C'	'D'
10	10	11	12	13	14	15	16	17
18	'E'	'F'	'G'	51	52			
18	18	19	1A	1B	1C	1D	1E	1F
20	61	62	63	64				
20	20	21	22	23				

Little-endian address mapping

Byte Address	07	06	05	04	03	02	01	00
00	07	06	05	04	03	02	01	00
08	21	22	23	24	25	26	27	28
08	0F	0E	0D	0C	0B	0A	09	08
10	'D'	'C'	'B'	'A'	31	32	33	34
10	17	16	15	14	13	12	11	10
18	51	52			'G'	'F'	'E'	
18	1F	1E	1D	1C	1B	1A	19	18
20	61	62	63	64				
20	23	22	21	20				

52

Common file formats and their endian order

- Adobe Photoshop -- Big Endian
- BMP (Windows and OS/2 Bitmaps) -- Little Endian
- DXF (AutoCad) -- Variable
- GIF -- Little Endian
- IMG (GEM Raster) -- Big Endian
- JPEG -- Big Endian
- FLI (Autodesk Animator) -- Little Endian
- MacPaint -- Big Endian
- PCX (PC Paintbrush) -- Little Endian
- PostScript -- Not Applicable (text!)
- POV (Persistence of Vision ray-tracer) -- Not Applicable (text!)
- QTM (Quicktime Movies) -- Little Endian (on a Mac!)
- Microsoft RIFF (.WAV & .AVI) -- Both
- Microsoft RTF (Rich Text Format) -- Little Endian
- SGI (Silicon Graphics) -- Big Endian
- Sun Raster -- Big Endian
- TGA (Targa) -- Little Endian
- TIFF -- Both, Endian identifier encoded into file
- WPG (WordPerfect Graphics Metafile) -- Big Endian (on a PC!)
- XWD (X Window Dump) -- Both, Endian identifier encoded into file

53

54