









Registers



CPU must have some working space (temporary storage) Called registers

- Number and function vary between processor designs
- One of the major design decisions
- Top level of memory hierarchy

Registers in the µP perform two roles:

• User-visible registers

 Enable the machine- or assembly language programmer to minimize main memory references by optimizing use of registers

- · Control and status registers
 - Used by the control unit to control the operation of the processor and by priviliged, operating system programs to control the execution of programs

User Visible Registers

- General Purpose registers
- Data registers
- · Address registers
- Condition Codes (flags)

Condition Code Registers

- Sets of individual bits - e.g. result of last operation was zero
- Can be read (implicitly) by programs – e.g. Jump if zero
- Can not (usually) be set by programs

Control & Status Registers

• Program Counter (PC) - Contains the address of an instruction to be fetched

- Instruction Decoding Register (IR)
 Contains the instruction most recently fetched
- Memory Address Register (MAR)
 Contains the addres of location in memory
- Memory Buffer Register (MBR)
 - Contains a word or data to be written to memory or the word most recently read

Program Status Word

- A set of bits containing status informationIncludes Condition Codes (flags)
 - Includes Conditi – Sign
 - sign of last result
 - Zero
 - set when the result is 0
 - Carry
 - set if an operation resulted in a carry (addition) into or borrow (subtraction) out of a high order bit
 - Equal
 - set if a logical compare result is equality
 - Overflow
 - used to indicate arithmetic overflow
 Interrupt enable/disable
 - used to enable or disable interrupts





Operation of Memory

- · Each memory location has a unique address
- Address from an instruction is copied to the MAR which finds the location in memory
- · CPU determines if it is a store or retrieval
- Transfer takes place between the MBR and memory – MBR is a two way register



















RAM: Random Access Memory

- DRAM (Dynamic RAM)
- Most common, cheap
 - Volatile: must be refreshed (recharged with power) 1000's of times each second
- SRAM (static RAM)
 - Faster than DRAM and more expensive than DRAM
 - Volatile
 - Frequently small amount used in *cache memory* for highspeed access used





Read Only Memory (ROM)

- · Permanent storage
 - Nonvolatile
- Used in...
 - Microprogramming
 - Library subroutines
 - Systems programs (BIOS)
 - Function tables



- Erasable Programmable (EPROM)Erased by UV
- Erased by UV
 Electrically Erasable (EEPROM)
 - Takes much longer to write than read
- Flash memory
 - · Erase whole memory electrically











I/O Steps

- CPU checks I/O module device status
- I/O module returns status
- If ready, CPU requests data transfer
- I/O module gets data from device
- I/O module transfers data to CPU
- Variations for output, DMA, etc.

I/O Architectures



- Programmed I/O

- Reserves a register for each I/O device.
- Each register is continually polled to detect data arrival. – Interrupt-Driven I/O
- Allows the CPU to do other things until I/O is requested.
- Direct Memory Access (DMA)
 - Offloads I/O processing to a special-purpose chip that takes care of the details.
- Channel I/O
 - Uses dedicated I/O processors.





Bus

- Connects CPU and Memory
- I/O peripherals: on the same bus as CPU/memory or separate bus
- Physical packaging commonly called *backplane*
 - Also called system bus or external bus
 - Example of *broadcast bus* (address bus)
 - Part of printed circuit board called *motherboard* that holds CPU and related components

Bus Characteristics

- Protocol
 - Documented agreement for communication
 - Specification that spells out the meaning of each line and each signal on each line
- Throughput, i.e., data transfer rate in bits per second
- Data width in bits carried simultaneously

Bus types

Data Bus

- Carries data
- Width is a key determinant of performance
 8, 16, 32, 64 bit
- Address bus
 - Identify the source or destination of data
 - Bus width determines maximum memory capacity of system
 - e.g. 8080 has 16 bit address bus giving 64k address space
- Control Bus
 - Control and timing information
 - Memory read/write; I/O read/write; Transfer acknowledge; Bus request; Bus grant; Interrupt request; Interrupt acknowledge; Clock; Reset

What do buses look like? Parallel lines on circuit boards Ribbon cables Strip connectors on mother boards e.g. PCI Sets of wires







Instructions

- Instruction:
 - Direction given to a computer
 - Causes electrical signals to be sent through specific circuits for processing
- The operation of the processor is determined by the instructions it executes,
 - which is referrred as machine instructions or computer instructions
- The collection of different instructions that the processor execute is referred as the processor's instruction set.



- Complexity of operations performed by individual instructions
- Data types supported
- Format (layout, fixed vs. variable length)
- Use of registers
- Addressing (size, modes)



Instruction Elements

- Source and Result Operands can be in one of the following areas:
 - Main memory
 - Virtual memory
 - Cache
 - CPU register
 - I/O device

Instruction Format

- *Machine-specific* template that specifies - Length of the op code
 - Number of operands
 - Length of operands



Instruction Types

- Data Transfer (load, store)
 Most common, greatest flexibility
 - Most common, greatest nexionity
 Involve memory and registers
 - What's a word ? 16? 32? 64 bits?
- Arithmetic
 - Operators + / * ^
 - Integers and floating point
- Logical or Boolean
 Relational operators: > < =
 - Relational operators.
 Boolean operators AND, OR, XOR, NOR, and NOT
- Single operand manipulation instructions
- Negating, decrementing, incrementing

More Instruction Types

- Bit manipulation instructions - Flags to test for conditions
- Shift and rotate
- Program control
- · Stack instructions
- Multiple data instructions
- I/O and machine control









- Program Counter (PC) holds address of next instruction to fetch
- Processor fetches instruction from memory location pointed to by PC
- Increment PC
 - Unless told otherwise
- Instruction loaded into Instruction Register (IR)
- Processor interprets instruction and performs required actions

Execute Cycle

- Processor-memory – data transfer between CPU and main memory
- Processor I/O – Data transfer between CPU and I/O module
- Data processing
 Some arithmetic or logical operation on data
- Control
 - Alteration of sequence of operations
 - e.g. jump
- Combination of above



A simple example –

- Next figure illustrates a partial program execution.
- It adds the contents of the memory word at address 940 to the contents of the memory word at address 941 and stores the result in the address 941.
- Here 3 instructions (3 fetch and 3 execute cycles) are required

