
BLM5207 Computer Organization

Prof. Dr. Nizamettin AYDIN

naydin@yildiz.edu.tr

http://www3.yildiz.edu.tr/~naydin

Instruction Set Architecture



1

Instruction Set

- Instruction: Language of the machine
- Instruction set: Vocabulary of the language (Collection of instructions that are understood by a CPU)

 Ida, sta, brp, jmp, nop, ... (VVM)
- Machine Code
 - machine readable
 - Binary(example: 1000110010100000)
- · Usually represented by assembly codes
- Human readable
- Example: VVM code adding a number entered from keyboard and a number in memory location 40
 - 0 in 1 sta 30 2 add 40
 - 2 add 40 3 sta 50 4 hlt

Instruction Types

- Data processing
 - ADD, SUB
- Data storage (main memory)
 - STA
- Data movement (I/O)
 - IN, OUT, LDA
- · Program flow control
 - BRZ

3

Elements of an Instruction

- · Operation code (Op-code)
 - Do this
 - Example: ADD 30 (VVM code)
- · Source Operand reference
 - To this

5

- Example: LDA 50 (VVM code)
- · Result Operand reference
 - Put the result here
 - Example: STA 60 (VVM code)
- Next Instruction Reference
 - When you have done that, do this...
 - PC points to the next instruction

Source and Result Operands

- Source and Result Operands can be in one of the following areas:
 - Main memory
 - Virtual memory
 - Cache
 - CPU register
 - I/O device

6


Copyright 2000 N. AYDIN. All rights reserved.

Instruction Representation

- In machine code each instruction has a unique bit pattern
- · For human consumption a symbolic representation is used (assembly language)
- Opcodes are represented by abbreviations, called mnemonics indicating the operation
 - ADD, SUB, LDA, BRP, ...
- In an assembly language, operands can also be represented as following
 - ADD A,B (add contents of B and A and save the result into A)

Simple Instruction Format

• Following is a 16 bit instruction format



8

- What is the maximum number of instructions in this
- What is the maximum directly addressable memory size?

7

Instruction Set Classification

- One way for classification:
 - Number of operands for typical arithmetic instructio add \$\$1, \$\$2, \$\$3
 - What are the possibilities?
 - Will use this C statement as an example:
 - a = b + c:

9

11

- Assume **a**, **b** and **c** are in memory

Zero Address Machine

- · a.k.a. Stack Machines
- Example: a = b + c;

STORE \$1, a

```
PIISH b
             Push b onto stack
PIISH C
             Push c onto stack
ADD
             Add top two items
             on stack and replace
             with sum
             Remove top of stack
POP
             and store in a
```

10

One Address Machine

- a.k.a. Accumulator Machine
- · One operand is implicitly the accumulator
- Example: a = b + c;

```
LOAD
ADD
              ACC ← ACC + c
STORE a
                  ← ACC
```

· A good example for such a machine is...

12

• a.k.a. Register-Memory Instruction Set • One operand may be a value from memory • Machine has **n** general purpose registers - \$0 through \$n-1 • Example: a = b + c; LOAD \$1, b # \$1 $\leftarrow M[b]$ ADD \$1, c # \$1 \leftarrow \$1 + M[c]

M[a] ← \$1

Two Address Machine (1)

Two Address Machine (2)

- a.k.a. Memory-Memory Machine
- Another possibility do stuff in memory!
- These machines have registers used to compute memory addresses
- 2 addresses (One address doubles as operand and result)
- Example: a = b + c:

```
MOVE
        a, b
                   \# M[a] \leftarrow M[b]
                    \# M[a] \leftarrow M[a] + M[c]
        a, c
```

13 14

Two Address Machine (3)

- a.k.a. Load-Store Instruction Set or Register-Register Instruction Set
- Typically can only access memory using load/store instructions
- Example: a = b + c;

Number of Addresses

= accumulator T = top of stack (T-1) = second element of stack A, B, C = memory or register locations

```
# $1 ← M[b]
T.OAD
       $1, b
LOAD
       $2. c
                # $2 ← M[c]
       $1, $2 # $1 \(\infty\) $1 + $2
STORE $1, a # M[a] \leftarrow $1
```

Utilization of Instruction Addresses

Symbolic Representation

A ← B OP C

A ← A OP B AC ← AC OP A

 $T \leftarrow (T-1) OP T$

OP A, B, C

OP A, B

OP A

OP

Three Address Machine

- a.k.a. Load-Store Instruction Set or Register-Register Instruction Set
- · Typically can only access memory using load/store instructions
- 3 addresses (Operand 1, Operand 2, Result)
 - May be a forth next instruction (usually implicit)
 - Needs very long words to hold everything
- Example:

a = b + c; LOAD \$1, b # \$1 ← M[b] LOAD \$2, c # \$2 ← M[c]

\$3, \$1, \$2

\$3 ← \$1 + \$2

STORE \$3, a # M[a] ← \$3

15

Types of Operand

- Addresses
 - Operand is in the address
- · Numbers (actual operand)
 - Integer or fixed point
 - floating point
 - decimal
- Characters (actual operand)
 - ASCII etc.
- · Logical Data (actual operand)
 - Bits or flags

Pentium Data Types

- 8 bit (byte), 16 bit (word), 32 bit (double
- Addressing in Pentium is by 8 bit units
- A 32 bit double word is read at addresses divisible by 4:


0100 1A 22 F1 77 +0+1 +2 +3

word), 64 bit (quad word)

17 18

Copyright 2000 N. AYDIN. All rights reserved.

16



PowerPC Data Types

- 8 (byte), 16 (halfword), 32 (word) and 64 (doubleword) length data types
- Fixed point processor recognises:
 - Unsigned byte, unsigned halfword, signed halfword, unsigned word, signed word, unsigned doubleword, byte string (<128 bytes)
- Floating point
 - IEEE 754
 - Single or double precision

19 20

Types of Operation

- · Data Transfer
- Arithmetic
- Logical
- Conversion
- I/O
- · System Control
- · Transfer of Control

Data Transfer

- · Need to specify
 - Source
 - Destination
 - Amount of data
- May be different instructions for different movements
- · Or one instruction and different addresses

21 22

Arithmetic

- · Basic arithmetic operations are...
 - Add
 - Subtract
 - Multiply
 - Divide
 - Increment (a++)
 - Decrement (a--)
 - Negate (-a)
- · Arithmetic operations are provided for...
 - Signed Integer
 - Floating point?
 - Packed decimal numbers?

Logical

- · Bitwise operations
- · AND, OR, NOT
 - Example1: bit masking using AND operation


• (R1) = 10100101 • (R2) = 00001111

- (R1) AND (R2) = 000001111
- Example2: taking ones coplement using XOR operation

• (R1) = 10100101 • (R2) = 11111111 • (R1) XOR (R2) = 01011010

23 24

Copyright 2000 N. AYDIN. All rights reserved.



25 26

Examples of Shift and Rotate Operations

Input	Operation	Result
10100110	Logical right shift (3 bits)	00010100
10100110	Logical left shift (3 bits)	00110000
10100110	Arithmetic right shift (3 bits)	11110100
10100110	Arithmetic left shift (3 bits)	10110000
10100110	Right rotate (3 bits)	11010100
10100110	Left rotate (3 bits)	00110101

An example - sending two characters in a word

- Suppose we wish to transmit characters of data to an I/O device, 1 character at a time.
 - If each memory word is 16 bits in length and contains two characters, we must unpack the characters before they can be sent.
- To send the left-hand character:
 - Load the word into a register
 - AND with the value 11111111100000000
 - · This masks out the character on the right

27 28

An example - sending two characters in a word

- Shift to the right eight times
 - This shifts the remaining character to the right half of the register
- Perform I/O
 - The I/O module reads the lower-order 8 bits from the data bus.
- To send the right-hand character:
 - Load the word again into the register
 - AND with 00000000111111111
 - Perform I/O

Conversion

- Conversion instructions are those that change the format or operate on the format of data.
- For example:
 - Binary to Decimal conversion

Input/Output

- May be specific instructions
 IN. OUT
- May be done using data movement instructions (memory mapped)
- May be done by a separate controller (DMA)

Systems Control


- Privileged instructions
- CPU needs to be in specific state
- For operating systems use


31 32

Transfer of Control

- Branch
 - For example: brz 10 (branch to 10 if result is zero)
- Skip
 - e.g. increment and skip if zero
- Subroutine call
 - c.f. interrupt call

33





		Types of (Oper	ation	ı	
Type	Operation Name	Description	Type	Operation Name	Description	
	Move (transfer)	Transfer word or block from source to destination		June (breach)	Unconditional transfer load PC with specified address	
	Store	Transfer word from processor to memory		June Conditional	Test specified conditions, either load PC with specified	
	Load (fetch)	Transfer word from memory to processor		Intell Continues	address or do nothing, based on condition	
	Exchange	Swap-contents of source and destination		Jump to Subsourize	Place current program control information in known	
Data Transfer	Clear (reset)	Transfer word of 0s to destination			location; jump to specified address	
	Set	Transfer word of 1s to destination	Transfer of Control	Reten	Replace contents of PC and other register from known	
	Pash	Transfer word from source to top of stack		2	location	
	Pop	Transfer word from top of stack to destination		Execute	Ferch operand from specified location and execute as materiors, do not modify PC	
	Add	Compute sum of two operands	Transpor or Compet	Skip	Increment PC to skip next instruction	
	Subtract	Compute difference of two operands	Skip Conditional Test specified condition; either skip on condition Halt Stop program execution	Test specified condition, either skip or do nothing based		
	Multiply	Compute product of two operands		Skip Conditional		
Arithmetic	Divide	Compute quotient of two operands		Ha	Site reperior execution	
ATHINETIC	Absolute	Replace operand by its absolute value		Wait (bold)	Step program execution; test specified condition	
	Negate	Change sign of operand		37.00 (00.00)	repeatedly; resurse execution when condition is satisfied	
	Increment	Add I to operand		No operation No operation is performed, but program execution in continued Imput (read) Transfer data from specified I/O port or device to destinate of an account of the continue to the continue of a continue to the continue of the conti	No operation is performed, but program execution is continued	
	Degrettient	Subtract I from operand				
	AND	Perform logical AND				
	OR	Perform logical OR			Section Control of the Control of th	
	NOT (complement)		Transfer data from specified source to 1/0 port or device			
	Exclusive-OR	Perform logical XOR	operation	Transfer instructions to I/O processor to initiate I/O		
Logical	Test	Test specified condition; set flag(s) based on outcome		-		
Logical	Compare	Make logical or arithmetic companison of two or more operands; set flag(s) based on outcome		16810	Transfer status information from 100 system to specified destrustion	
	Set Control Variables	Class of instructions to set controls for protection purposes, interrupt handling, timer control, etc.	Consenion	Translate	Translate values in a section of memory based on a table of correspondences	
	Shift	Left (right) shift operand, introducing constants at end	Convention	Convert	Convert the contents of a word from one form to another	
	Rotate	Left (right) shift operand, with wrapperend and			(e.g., packed decimal to binary)	

CPU Actions for Various Types of Operations Transfer data from one location to another If memory is involved: Determine memory address
Perform virtual-to-actual-memory address transformation Data Transfer Check cache Initiate memory read/write May involve data transfer, before and/or after Arithmetic Perform function in ALU Set condition codes and flags Logical Same as arithmetic Similar to arithmetic and logical. May involve special logic to Conversion perform counter. For subroutine call/return, manage parameter passing and linkage Transfer of Control I/O If memory-mapped I/O, determine memory-mapped address


37 38


	Pentium Op	erat	ion Types	
Instruction	Description	1	String Operations	
	Data Movement	MOVS	Move byte, wood, dword string. The instruction operates on one element of a string	
MOV	Move operand, between registers or between register and memory.		indexed by registers ESI and EDI. After each string operation, the registers are	
PLISH	Post-operand outo stuck.		automatically incremented or decremented to point to the next element of the string	
PUSHA	Pash all resisters on stack.	LODS	Load byte, word, dword of stripe	
MOVSX	Move byte, word, dword, sign extended. Moves a byte to a word or a word to a	2025	High-Level Language Support	
	doubleword with twos-complement sign extension.	ENTER	Creates a stack frame that can be used to implement the miles of a block-structural	
LEA	Load effective address. Loads the offset of the source operand, rather than its value	FIGURE	high-level language.	
	to the destination operand.	LEAVE	Reverses the action of the previous ENTER.	
XLAT	Table lookup translation. Replaces a byte in AL with a byte from a user-coded	ROUND	Check array bounds. Verifies that the value in operand 1 is within lower and upper	
	translation table. When XLAT is executed, AL should have an unsigned intex to the	Doese	limits. The limits are in two adjacent memory locations referenced by operand 2. A	
	table. XLAT changes the consens of AL from the table index to the table entry.		interrupt occurs if the value is out of bounds. This instruction is used to check an	
IN.OUT	Input, output operand from 1/0 space.		array index.	
	Arithmetic		Flag Control	
ADD SUB	Add openads.	STC	Set Cerry fire.	
MUI.	Subtract operands. Uniqued integer multiplication, with byte, word, or double word operands, and	LAHF	Load A register from flags. Copies SF, ZF, AF, PF, and CF bits into A register.	
MUL	Unsigned integer multiplication, with byte, word, or double word operands, and wood, doublewood, or quadwood socials.	LARE	Sogment Register Sogment Register	
IDIV	Siened divide	IDS	Load pointer into D segment register.	
IIJ4 v	Lorical	LDS	System Control	
AND	AND operands.	HIT	Hile	
RTS	Bit test and set. Oserates on a bit field oserand. The instruction comes the current	LOCK	Asserts a hold on shared memory so that the Pentism has enabsive use of it during	
D13	value of a bir to flag CF and sets the original bir to 1.	1002	Assets a nois on stared memory so that the Pennish has entirely use of it during the instruction that immediately follows the LOCK.	
BSF	Bit scan forward. Scans a word or doubleword for a 1-bit and stores the number of	ESC	Processor extension escape. An escape code that indicates the succeeding	
	the first 1-bit juto a speciater.	ESC.	Processor extension escape. An escape code that materies the succeeding instructions are to be executed by a sumeric consocessor that supports high-	
SHL/SHR	Shift logical left or right.		instructions are to be executed by a numeric coprocessor that supports high- precision integer and floating-point calculations.	
SAL/SAR	Shift mithmetic left or right.	WAIT	Wait until BUSY# negated. Suspends Pentium program execution until the	
ROL/ROR	Rotate left or right.	WORL	reseasor detects that the BUSY pen is insertive, indicating that the general	
SETcc	Sets a byte to zero or one depending on any of the 16 conditions defined by status		connector has finished execution.	
	flags.		Protection	
Control Transfer		SGDT Store slobal descriptor table.		
JMP	Unconditional jump.	I.SI.	Load segment limit, Loads a user-specified register with a segment limit.	
CALL	Transfer control to another location. Before transfer, the address of the instruction	VERR/VERW	Venify segment timer, Loans a user-specified regimer with a segment timer. Venify segment for reading/writing.	
	fellowing the CALL is placed on the stack.	*EROUVEKW	Venty segment for resting-writing. Cache Management	
JE/IZ	Jump if equal/zero.	DVD		
LOOPELOOPZ	Loops if equal/zero. This is a conditional jump using a value stored in register ECX.		Flushes the internal cache memory.	
INTENTO	The instruction first decreases ECX before testing ECX for the branch condition. Intermed laterases of overflow. Transfer control to an intermed service contine	WBINVD	Flushes the internal cache memory after writing duty lines to memory.	
EN1/EN1/O	Interrupt interrupt if overflow. Estanter countril to an interrupt service soutine	INVLPG	Invalidates a translation lookaside buffer (TLB) entry.	

Pentium Condition Codes Status Bit Description Indicates carrying or borrowing into the left-most bit position Carry following an arithmetic operation. Also modified by some of the shift and rotate operations. Parity of the result of an arithmetic or logic operation. 1 indicates even parity; 0 indicates odd parity. P Parity Auxiliary Carry Represents carrying or borrowing between half-bytes of an 8-bit arithmetic or logic operation using the AL register. Α Z Zero Indicates that the result of an arithmetic or logic operation is 0. S Sign Indicates the sign of the result of an arithmetic or logic operation 0 Overflow Indicates an arithmetic overflow after an addition or

39 40

Symbol	Condition Tested	Comment
A, NBE	C=0 AND Z=0	Above; Not below or equal (greater than, unsigned)
AE, NB, NC	C=0	Above or equal; Not below (greater than or equal, unsigned); Not carry
B, NAE, C	C=1	Below; Not above or equal (less than, unsigned); Carry set
BE, NA	C=1 OR Z=1	Below or equal; Not above (less than or equal, unsigned)
E, Z	Z=1	Equal; Zero (signed or unsigned)
G, NLE	[(S=1 AND O=1) OR (S=0 and O=0)] AND [Z=0]	Greater than; Not less than or equal (signed
GE, NL	(S=1 AND O=1) OR (S=0 AND O=0)	Greater than or equal; Not less than (signed
L, NGE	(S=1 AND O=0) OR (S=0 AND O=1)	Less than; Not greater than or equal (signed
LE, NG	(S=1 AND O=0) OR (S=0 AND O=1) OR (Z=1)	Less than or equal; Not greater than (signed
NE, NZ	Z=0	Not equal; Not zero (signed or unsigned)
NO	O=0	No overflow
NS	S=0	Not sign (not negative)
NP, PO	P=0	Not parity; Parity odd
0	O=1	Overflow
P	P=1	Parity; Parity even
S	S=1	Sign (negative)





PowerPC Operation Types Load 32-bit floating-point number from memory, convert to 64-bit format, and store in floating-point register. Add contents of two registers and place in third register.

Multiply contents of two resisters, add the contents of a third, and place result in fadd Compare two floating-point operands and set condition bits.

Cache Management


Data cache block flush; perform lookup in cache on specified target address and fempu dehf perform flushing operation.

Instruction cache block invalidate


44


Byte Ordering


- · How should bytes within multi-byte word be ordered in memory?
- · Some conventions
 - Sun's, Mac's are "Big Endian" machines
 - · Least significant byte has highest address
 - Alphas, PC's are "Little Endian" machines
 - · Least significant byte has lowest address





45 46











Common file formats and their endian order

Adobe Photoshop -- Big Endian

BMP (Windows and OS/2 Bitmaps) -- Little Endian

DXF (AutoCad) -- Variable

GIF -- Little Endian

IMG (GEM Raster) -- Big Endian

FLI (Autodesk Animator) -- Little Endian

AdePaint -- Big Endian

PCX (PC Paintbrush) -- Little Endian

MacPaint -- Big Endian

POST (PC Paintbrush) -- Little Endian

PostScript -- Not Applicable (text!)

POV (Persistence of Vision ray-tracer) -- Not Applicable (text!)

OTM (Quicktime Movies) -- Little Endian (on a Mac!)

Microsoft RIFF (WAV & AVI) -- Both

Microsoft RIFF (ich Text Format) -- Little Endian

SGI (Silicon Graphics) -- Big Endian

SGI (Silicon Graphics) -- Big Endian

TGA (Targa) -- Little Endian

TIFF -- Both, Endian identifier encoded into file

WPG (WordPerfect Graphics Metafile) -- Big Endian (on a PC!)

XWD (X Window Dump) -- Both, Endian identifier encoded into file