


BLM5207
Computer Organization

Prof. Dr. Nizamettin AYDIN
naydin@yildiz.edu.tr
<http://www3.yildiz.edu.tr/~naydin>

Instruction Set Architecture

1

1



2

Instruction Set

- **Instruction:** Language of the machine
- **Instruction set:** Vocabulary of the language (Collection of instructions that are understood by a CPU)
 lda, sta, brp, jmp, nop, ... (VVM)
- Machine Code
 - machine readable
 - Binary(example: 1000110010100000)
- Usually represented by assembly codes
 - Human readable
 - Example: VVM code adding a number entered from keyboard and a number in memory location 40

0	in	
1	sta	30
2	add	40
3	sta	50
4	hlt	

3

3

Instruction Types

- Data processing
 - ADD, SUB
- Data storage (main memory)
 - STA
- Data movement (I/O)
 - IN, OUT, LDA
- Program flow control
 - BRZ

4

4

Elements of an Instruction

- Operation code (Op-code)
 - Do this
 - Example: ADD 30 (VVM code)
- Source Operand reference
 - To this
 - Example: LDA 50 (VVM code)
- Result Operand reference
 - Put the result here
 - Example: STA 60 (VVM code)
- Next Instruction Reference
 - When you have done that, do this...
 - PC points to the next instruction

5

5

Source and Result Operands

- Source and Result Operands can be in one of the following areas:
 - Main memory
 - Virtual memory
 - Cache
 - CPU register
 - I/O device

6

6

Instruction Representation


- In machine code each instruction has a unique bit pattern
- For human consumption a symbolic representation is used (**assembly language**)
- **Opcodes** are represented by abbreviations, called **mnemonics** indicating the operation
 - ADD, SUB, LDA, BRP, ...
- In an assembly language, operands can also be represented as following
 - ADD A,B (add contents of B and A and save the result into A)

7

7

Simple Instruction Format

- Following is a 16 bit instruction format



- So...
 - What is the maximum number of instructions in this processor?
 - What is the maximum directly addressable memory size?

8

8

Instruction Set Classification

- One way for classification:
 - Number of operands for typical arithmetic instruction
- `add $s1, $s2, $s3` → **3**
- What are the possibilities?
 - Will use this C statement as an example:
 - `a = b + c;`
 - Assume a, b and c are in memory

9

9

Zero Address Machine

- a.k.a. **Stack Machines**
- Example: `a = b + c;`

```

PUSH b    # Push b onto stack
PUSH c    # Push c onto stack
ADD       # Add top two items
          # on stack and replace
          # with sum
POP  a    # Remove top of stack
          # and store in a
    
```

10

10

One Address Machine

- a.k.a. **Accumulator Machine**
- One operand is implicitly the accumulator
- Example: `a = b + c;`

```

LOAD  b    # ACC ← b
ADD   c    # ACC ← ACC + c
STORE a    # a ← ACC
    
```

- A good example for such a machine is...
 - VVM

11

11

Two Address Machine (1)

- a.k.a. **Register-Memory Instruction Set**
- One operand may be a value from memory
- Machine has **n** general purpose registers
 - \$0 through \$n-1

- Example: `a = b + c;`

```

LOAD  $1, b    # $1 ← M[b]
ADD   $1, c    # $1 ← $1 + M[c]
STORE $1, a    # M[a] ← $1
    
```

12

12

Two Address Machine (2)

- a.k.a. **Memory-Memory Machine**
- Another possibility do stuff in memory!
- These machines have registers used to compute memory addresses
- 2 addresses (One address doubles as operand and result)
- Example: $a = b + c;$

```
MOVE a, b # M[a] ← M[b]
ADD a, c # M[a] ← M[a] + M[c]
```

13

13

Two Address Machine (3)

- a.k.a. **Load-Store Instruction Set** or **Register-Register Instruction Set**
- Typically can only access memory using load/store instructions
- Example: $a = b + c;$

```
LOAD $1, b # $1 ← M[b]
LOAD $2, c # $2 ← M[c]
ADD $1, $2 # $1 ← $1 + $2
STORE $1, a # M[a] ← $1
```

14

14

Three Address Machine

- a.k.a. **Load-Store Instruction Set** or **Register-Register Instruction Set**
- Typically can only access memory using load/store instructions
- 3 addresses (Operand 1, Operand 2, Result)
 - May be a forth - next instruction (usually implicit)
 - Needs very long words to hold everything
- Example: $a = b + c;$

```
LOAD $1, b # $1 ← M[b]
LOAD $2, c # $2 ← M[c]
ADD $3, $1, $2 # $3 ← $1 + $2
STORE $3, a # M[a] ← $3
```

15

15

Utilization of Instruction Addresses

Number of Addresses	Symbolic Representation	Interpretation
3	OP A, B, C	$A \leftarrow B \text{ OP } C$
2	OP A, B	$A \leftarrow A \text{ OP } B$
1	OP A	$AC \leftarrow AC \text{ OP } A$
0	OP	$T \leftarrow (T - 1) \text{ OP } T$

AC = accumulator
 T = top of stack
 (T - 1) = second element of stack
 A, B, C = memory or register locations

16

16

Types of Operand

- Addresses
 - Operand is in the address
- Numbers (actual operand)
 - Integer or fixed point
 - floating point
 - decimal
- Characters (actual operand)
 - ASCII etc.
- Logical Data (actual operand)
 - Bits or flags

17

17

Pentium Data Types


- 8 bit (byte), 16 bit (word), 32 bit (double word), 64 bit (quad word)
- Addressing in Pentium is by 8 bit units
- A 32 bit double word is read at addresses divisible by 4:

```
0100 1A 22 F1 77
      +0 +1 +2 +3
```

18

18

Pentium Numeric Data Formats



19

19

PowerPC Data Types

- 8 (byte), 16 (halfword), 32 (word) and 64 (doubleword) length data types
- Fixed point processor recognises:
 - Unsigned byte, unsigned halfword, signed halfword, unsigned word, signed word, unsigned doubleword, byte string (<128 bytes)
- Floating point
 - IEEE 754
 - Single or double precision

20

20

Types of Operation

- Data Transfer
- Arithmetic
- Logical
- Conversion
- I/O
- System Control
- Transfer of Control

21

21

Data Transfer

- Need to specify
 - Source
 - Destination
 - Amount of data
- May be different instructions for different movements
- Or one instruction and different addresses

22

22

Arithmetic

- Basic arithmetic operations are...
 - Add
 - Subtract
 - Multiply
 - Divide
 - Increment (a++)
 - Decrement (a--)
 - Negate (-a)
 - Absolute
- Arithmetic operations are provided for...
 - Signed Integer
 - Floating point?
 - Packed decimal numbers?

23

23

Logical

- Bitwise operations
- AND, OR, NOT
 - Example1: bit masking using AND operation
 - (R1) = 10100101
 - (R2) = 00001111
 - (R1) AND (R2) = 00000101
 - Example2: taking ones complement using XOR operation
 - (R1) = 10100101
 - (R2) = 11111111
 - (R1) XOR (R2) = 01011010

24

24


Basic Logical Operations

P	Q	NOT P	P AND Q	P OR Q	P XOR Q	P=Q
0	0	1	0	0	0	1
0	1	1	0	1	1	0
1	0	0	0	1	1	0
1	1	0	1	1	0	1

25

25

Shift and Rotate Operations



26

26

Examples of Shift and Rotate Operations

Input	Operation	Result
10100110	Logical right shift (3 bits)	00010100
10100110	Logical left shift (3 bits)	00110000
10100110	Arithmetic right shift (3 bits)	11110100
10100110	Arithmetic left shift (3 bits)	10110000
10100110	Right rotate (3 bits)	11010100
10100110	Left rotate (3 bits)	00110101

27

27

An example - sending two characters in a word

- Suppose we wish to transmit characters of data to an I/O device, 1 character at a time.
 - If each memory word is 16 bits in length and contains two characters, we must unpack the characters before they can be sent.
- To send the left-hand character:
 - Load the word into a register
 - AND with the value 1111111100000000
 - This masks out the character on the right

28

28

An example - sending two characters in a word

- Shift to the right eight times
 - This shifts the remaining character to the right half of the register
- Perform I/O
 - The I/O module reads the lower-order 8 bits from the data bus.
- To send the right-hand character:
 - Load the word again into the register
 - AND with 0000000011111111
 - Perform I/O

29

29

Conversion

- Conversion instructions are those that change the format or operate on the format of data.
- For example:
 - Binary to Decimal conversion

30

30

Input/Output

- May be specific instructions
 - IN, OUT
- May be done using data movement instructions (memory mapped)
- May be done by a separate controller (DMA)

31

Systems Control

- Privileged instructions
- CPU needs to be in specific state
- For operating systems use


32

Transfer of Control

- Branch
 - For example: brz 10 (branch to 10 if result is zero)
- Skip
 - e.g. increment and skip if zero
- Subroutine call
 - c.f. interrupt call


33

Branch Instruction




34

Nested Procedure Calls



35

Use of Stack



36

35

36

Types of Operation

Type	Operation Name	Description	Type	Operation Name	Description
Data Transfer	Move (transfer)	Transfer word or block from source to destination	Transfer of Control	Jump (branch)	Unconditional transfer; load PC with specified address
	Store	Transfer word from processor to memory		Jump Conditional	Test specified conditions; either load PC with specified address or do nothing; load or no-conditions
	Load (fetch)	Transfer word from memory to processor		Jump to Subroutine	Place current program-counter information in known location; jump to specified address
	Exchange	Swap contents of source and destination		Return	Register contents of PC and other register from known location
	Clear (reset)	Transfer word of 1's to destination		Escape	Fetch operand from specified location and execute as instruction; do not modify PC
	Set	Transfer word of 1's to destination		Stop	Instructs PC to stop user instruction
	Push	Transfer word from source to top of stack		Stop Conditional	Test specified conditions; either stop or do nothing based on condition
	Pop	Transfer word from top of stack to destination		Wait (halt)	Stop program execution; test specified conditions repeatedly; resume execution when condition is satisfied
	Add	Compute sum of two operands		No operation	No operation is performed, but program execution is continued
	Subtract	Compute difference of two operands		Input (wait)	Transfer data from specified I/O port or device to destination (e.g., main memory or processor register)
Arithmetic	Multiply	Compute product of two operands	Output (write)	Transfer data from specified source to I/O port or device	
	Divide	Compute quotient of two operands	Start I/O	Transfer instructions to I/O processor to initiate I/O operation	
	Absolute	Register operated by its absolute value	Test I/O	Transfer status information from I/O system to specified destination	
	Negate	Change sign of operand	Translate	Translate values in a section of memory based on a scale of correspondences	
	Increment	Add 1 to operand	Convert	Convert the contents of a word from one form to another (e.g., packed hexadecimal to binary)	
	Decrement	Subtract 1 from operand			
	AND	Perform logical AND			
	OR	Perform logical OR			
Logical	NOT (complement)	Perform logical NOT			
	Exclusive-OR	Perform logical XOR			
	Test	Test specified conditions; set flag(s) based on outcome			
	Compare	Make logical or arithmetic comparison of two or three operands; set flag(s) based on outcome			
	Set Control Variables	Clear of instructions to set controls for processor purposes; interrupt handling, timer control, etc.			
	Shift	Left (right) shift operand; arithmetic control or read			
	Rotate	Left (right) shift operand; with wraparound and			

37

CPU Actions for Various Types of Operations

Data Transfer	Transfer data from one location to another If memory is involved: Determine memory address Perform virtual-to-actual memory address transformation Check cache Initiate memory read/write
Arithmetic	May involve data transfer, before and/or after Perform function in ALU Set condition codes and flags
Logical	Same as arithmetic
Conversion	Similar to arithmetic and logical. May involve special logic to perform conversion
Transfer of Control	Update program counter. For subroutine call/return, manage parameter passing and linkage
I/O	Issue command to I/O module If memory-mapped I/O, determine memory-mapped address

38

Pentium Operation Types

Instruction	Description	String Operations
MOV	Move operand, between register or between register and memory.	MOVSB Move byte, word, double word. The instruction operates on one element of a string, indexed by registers EBX and EDI. After each string operation, the registers are automatically incremented or decremented to point to the next element of the string. Load bytes, word, double word.
MOVB	Push 4 registers on stack.	MOVSQB Move byte, word, double word. Move a byte or a word or a double word with zero-operand sign extension.
MOVBW	Push 4 registers on stack.	MOVSQB Move byte, word, double word. Move a byte or a word or a double word with zero-operand sign extension.
MOVBQ	Push 4 registers on stack.	MOVSQB Move byte, word, double word. Move a byte or a word or a double word with zero-operand sign extension.
MOVBQ	Push 4 registers on stack.	MOVSQB Move byte, word, double word. Move a byte or a word or a double word with zero-operand sign extension.
MOVBQ	Push 4 registers on stack.	MOVSQB Move byte, word, double word. Move a byte or a word or a double word with zero-operand sign extension.
MOVBQ	Push 4 registers on stack.	MOVSQB Move byte, word, double word. Move a byte or a word or a double word with zero-operand sign extension.
MOVBQ	Push 4 registers on stack.	MOVSQB Move byte, word, double word. Move a byte or a word or a double word with zero-operand sign extension.
MOVBQ	Push 4 registers on stack.	MOVSQB Move byte, word, double word. Move a byte or a word or a double word with zero-operand sign extension.
MOVBQ	Push 4 registers on stack.	MOVSQB Move byte, word, double word. Move a byte or a word or a double word with zero-operand sign extension.

39

Pentium Condition Codes

Status Bit	Name	Description
C	Carry	Indicates carrying or borrowing into the left-most bit position following an arithmetic operation. Also modified by some of the shift and rotate operations.
P	Parity	Parity of the result of an arithmetic or logic operation. 1 indicates even parity; 0 indicates odd parity.
A	Auxiliary Carry	Represents carrying or borrowing between half-bytes of an 8-bit arithmetic or logic operation using the AL register.
Z	Zero	Indicates that the result of an arithmetic or logic operation is 0.
S	Sign	Indicates the sign of the result of an arithmetic or logic operation.
O	Overflow	Indicates an arithmetic overflow after an addition or subtraction.

40

Pentium Conditions for Conditional Jump and SETcc Instructions

Symbol	Condition Tested	Comment
A, NBE	C=0 AND Z=0	Above; Not below or equal (greater than, unsigned)
AE, NB, NC	C=0	Above or equal; Not below (greater than or equal, unsigned); Not carry
B, NAE, C	C=1	Below; Not above or equal (less than, unsigned); Carry set
BE, NA	C=1 OR Z=1	Below or equal; Not above less than or equal, unsigned
E, Z	Z=1	Equal; Zero (signed or unsigned)
G, NLE	(S=1 AND O=1) OR (S=0 AND O=0) AND [Z=0]	Greater than; Not less than or equal (signed)
GE, NL	(S=1 AND O=1) OR (S=0 AND O=0)	Greater than or equal; Not less than (signed)
L, NGE	(S=1 AND O=0) OR (S=0 AND O=1)	Less than; Not greater than or equal (signed)
LE, NG	(S=1 AND O=0) OR (S=0 AND O=1) OR (Z=1)	Less than or equal; Not greater than (signed)
NE, NZ	Z=0	Not equal; Not zero (signed or unsigned)
NO	O=0	No overflow
NS	S=0	Not sign (not negative)
NP, PO	P=0	Not parity; Parity odd
O	O=1	Overflow
P	P=1	Parity; Parity even
S	S=1	Sign (negative)

41

MMX Instruction Set

Category	Instruction	Description
Arithmetic	PADD [B, W, D]	Packed add of packed eight bytes, four 16-bit words, or two 32-bit doublewords, with wraparound
	PADDQ [B, W]	Add with saturation
	PAND [B, W, D]	And with saturation
	PSUB [B, W, D]	Subtract with saturation
	PUNPCKL [B, W]	Interleave unpaired elements
	PUNPCKH [B, W]	Interleave paired elements
Comparison	PCMPGTE [B, W, D]	Packed compare for greater than; result is mask of 1's if true or 0's if false
	PCMPGT [B, W, D]	Packed compare for greater than; result is mask of 1's if true or 0's if false
	PACKSSWB	Pack words into bytes with unpaired saturation
	PACKSSWB [B, W]	Pack words into bytes, or doublewords into words, with signed saturation
Conversion	PUNPCKL [B, W, D]	Packed unpaired (uninterleaved) high-order bytes, words, or doublewords from MMX register
	PUNPCKH [B, W, D]	Packed unpaired (uninterleaved) low-order bytes, words, or doublewords from MMX register
	PAND [B, W, D]	And with saturation
Logical	PSRL [B, W, D]	Right shift
	PSRLQ [B, W, D]	Right shift
	PSRL [B, W, D]	Right shift
	PSRLQ [B, W, D]	Right shift
Shift	PSLL [B, W, D]	Packed logical left shift of packed words, doublewords, or quadwords by amount specified in MMX register or immediate value
	PSRL [B, W, D]	Packed logical right shift of packed words, doublewords, or quadwords
	PSRLQ [B, W, D]	Packed arithmetic right shift of packed words, doublewords, or quadwords
Data Transfer	MOV [B, W, D]	Move doubleword or quadword to/from MMX register
Store/Ret	EMMS	Empty MMX state (empty FP registers too)

42

PowerPC Operation Types

Instruction	Description
Branch-Oriented	
b	Unconditional branch
bl	Branch to target address and place effective address of instruction following the branch into the Link Register.
bc	Branch conditional on Count Register and/or on bit in Condition Register.
sc	System call to invoke an operating system service.
trap	Compare two operands and invoke system trap handler if specified condition is met.
Load/Store	
lwz	Load word and zero extend to left; update source register.
lfs	Load floatword.
lww	Load multiple word; load consecutive words into contiguous registers from the target register through general purpose register 31.
lwn	Load a string of bytes into registers beginning with target register; 4 bytes per register; wrap around from register 31 to register 0.
Integer Arithmetic	
add	Add contents of two registers and place in third register.
subf	Subtract contents of two registers and place in third register.
mulhw	Multiply low-order 32-bit contents of two registers and place 64-bit product in third register.
divd	Divide 64-bit contents of two registers and place in quotient in third register.
Logical and Shift	
cmp	Compare two operands and set four condition bits in the specified condition register field.
cmpl	Condition register AND; two bits of the Condition Register are ANDed and the result placed in one of the two bit positions.
and	AND contents of two registers and place in third register.
cntl	Clear number of consecutive 0 bits starting at bit zero in source register and place count in destination register.
rlwlc	Rotate left doubleword register; AND with mask; and store in destination register.
sl	Shift left bits in source register and store in destination register.

43

43

PowerPC Operation Types

Floating-Point	
lfs	Load 32-bit floating-point number from memory, convert to 64-bit format, and store in floating-point register.
fadd	Add contents of two registers and place in third register.
fmadd	Multiply contents of two registers, add the contents of a third, and place result in fourth register.
fcmpu	Compare two floating-point operands and set condition bits.
Cache Management	
dcbf	Data cache block flush; perform lookup in cache on specified target address and perform flushing operation.
icbi	Instruction cache block invalidate

44

44

Byte Ordering


- How should bytes within multi-byte word be ordered in memory?
- Some conventions
 - Sun's, Mac's are "Big Endian" machines
 - Least significant byte has highest address
 - Alphas, PC's are "Little Endian" machines
 - Least significant byte has lowest address

45

45

Byte Ordering Example

- Big Endian
 - Least significant byte has highest address
- Little Endian
 - Least significant byte has lowest address
- Example
 - Variable x has 4-byte representation 0x01234567
 - Address given by &x is 0x100




46

46

Representing Integers

- int A = 15213;
- int B = -15213;
- long int C = 15213;

Decimal: 15213
Binary: 0011 1011 0110 1101
Hex: 3 B 6 D



47

47

Representing Pointers

- int B = -15213;
- int *P = &B;

Alpha Address
Hex: 1 F F F F F F C A 0
Binary: 0001 1111 1111 1111 1111 1111 1100 1010 0000

Sun P	Sun Address
EF	Hex: E F F F F B 2 C
FF	Binary: 1110 1111 1111 1111 1111 1011 0010 1100
FB	
2C	

	Linux Address
	Hex: B F F F F 8 D 4
	Binary: 1011 1111 1111 1111 1111 1000 1101 0100


Different compilers & machines assign different locations to objects

48

48

Representing Floats

- Float $F = 15213.0;$



IEEE Single Precision Floating Point Representation


Hex: 4 6 6 D B 4 0 0
 Binary: 0100 0110 0110 1101 1011 0100 0000 0000
 15213: 1110 1101 1011 01

Not same as integer representation, but consistent across machines
 Can see some relation to integer representation, but not obvious

49

Representing Strings

- Strings in C
 - char $S[6] = "15213";$
 - Represented by array of characters
 - Each character encoded in ASCII format
 - Standard 7-bit encoding of character set
 - Character "0" has code $0x30$
 - Digit i has code $0x30+i$
 - String should be null-terminated
 - Final character = 0
- Compatibility
 - Byte ordering is not an issue
 - Data are single byte quantities
 - Text files generally platform independent
 - Except for different conventions of line termination character(s)!




50

49

50

Example of C Data Structure

```
struct {
    int a; //0x1112_1314 word
    int pad; //
    double b; //0x2122_2324_2526_2728 doubleword
    char* c; //0x3132_3334 word
    char d[7]; // 'A','B','C','D','E','F','G' byte array
    short e; //0x5152 halfword
    int f; //0x6161_6364 word
} s;
```



51

51

Common file formats and their endian order

- Adobe Photoshop -- Big Endian
- BMP (Windows and OS/2 Bitmaps) -- Little Endian
- DXF (AutoCad) -- Variable
- GIF -- Little Endian
- IMG (GEM Raster) -- Big Endian
- JPEG -- Big Endian
- FLI (Autodesk Animator) -- Little Endian
- MacPaint -- Big Endian
- PCX (PC Paintbrush) -- Little Endian
- PostScript -- Not Applicable (text!)
- POV (Persistence of Vision ray-tracer) -- Not Applicable (text!)
- QTM (Quicktime Movies) -- Little Endian (on a Mac!)
- Microsoft RIFF (.WAV & .AVI) -- Both
- Microsoft RTF (Rich Text Format) -- Little Endian
- SGI (Silicon Graphics) -- Big Endian
- Sun Raster -- Big Endian
- TGA (Targa) -- Little Endian
- TIFF -- Both, Endian identifier encoded into file
- WPG (WordPerfect Graphics Metafile) -- Big Endian (on a PC!)
- XWD (X Window Dump) -- Both, Endian identifier encoded into file

52

52



53

53