


BLM5207 Computer Organization Prof. Dr. Nizamettin AYDIN navdin@vildiz.edu.tr http://www3.yildiz.edu.tr/~naydin Introduction to a Simple Computer


1





Structure - Top Level Peripherals Compute Systems Communication lines











What is a program?

- A sequence of steps
- For each step, an arithmetic or logical operation is done
- For each operation, a different set of control signals is needed
- For each operation a unique code is provided

 e.g. ADD, MOVE
- A hardware segment accepts the code and issues the control signals
- We have a computer!

9


Components


- The Central Processing Unit contains
 - The Control Unit

8


- The Arithmetic and Logic Unit
- Data and instructions need to get into the system and results out
 - Input/output
- · Temporary storage of code and results is needed
 - Main memory

10






11 12



Registers

- CPU must have some working space (temporary storage)
 - Called registers



- Manipulated directly by the Control Unit
- Number and function vary between processor designs
- One of the major design decisions
- Size in bits or bytes (not MB like memory)
- · Can hold data, an address or an instruction
- Top level of memory hierarchy

13 14

Registers in the μP perform two roles:

- · User-visible registers
 - Enable the machine- or assembly language programmer to minimize main memory references by optimizing use of registers
 - General Purpose registers
 - Data registers
 - Address registers
 - Condition Code Registers (flags)
 - · Sets of individual bits
 - e.g. result of last operation was zero
 - Can be read (implicitly) by programs
 - e.g. Jump if zero
 - Can not (usually) be set by programs

Registers in the µP perform two roles:

- · Control and status registers
 - Used by the control unit to control the operation of the processor and by priviliged, operating system programs to control the execution of programs
 - Program Counter (PC)
 - Also called instruction pointer
 - · Contains the address of an instruction to be fetched
 - Instruction Decoding Register (IR)
 - · Stores instruction fetched from memory
 - Memory Address Register (MAR)
 - Contains the addres of location in memory
 - Memory Buffer Register (MBR)
 - Also called Memory Data Register (MDR)
 - Contains a word or data to be written to memory or the word most recently read


15 16


Program Status Word (Status Registers)

- · A set of bits containing status information
- Includes Condition Codes (flags)
 - Sign
 - sign of last result
 - Zero
 - set when the result is 0
 - Carry
 - set if an operation resulted in a carry (addition) into or borrow (subtraction) out of a high order bit
 - Equal
 - set if a logical compare result is equality
 - Overflow
 - · used to indicate arithmetic overflow
 - Interrupt enable/disable
 - used to enable or disable interrupts

Register Operations

- · Stores values from other locations such as
 - registers and memory
- · Addition and subtraction
- · Shift or rotate data
- Test contents for conditions such as zero or positive






Deration of Memory


 Each memory location has a unique address
 Address from an instruction is copied to the MAR which finds the location in memory


 Address
 Out
 Transfer takes place between the MDR and memory
 MDR is a two-way register

Relationship between MAR, MDR and Memory



21 22






Memory Capacity

- · Determined by two factors
 - 1. Number of bits in the MAR
 - 2^{K} where K = width of the register in bits
 - 2. Size of the address portion of the instruction
 - · 4 bits allows 16 locations
 - 8 bits allows 256 locations
 - 32 bits allows 4.294.967.296 or 4 GB
- Important for performance
 - Insufficient memory can cause a processor to work at 50% below performance

Memory Hierarchy

This storage organization can be thought of as a pyramid:



25 26

Cache Block Transfer Word Transfer CPU Cache Main Memory

- · Small amount of fast memory
- · Sits between normal main memory and CPU
- May be located on CPU chip or module

Virtual Memory

- Cache memory enhances performance by providing faster memory access speed.
- Virtual memory enhances performance by providing greater memory capacity, without the expense of adding main memory.
 - Instead, a portion of a disk drive serves as an extension of main memory.
- If a system uses paging, virtual memory partitions main memory into individually managed page frames, that are written (or paged) to disk when they are not immediately needed.

27 28

RAM: Random Access Memory

- DRAM (Dynamic RAM)
 - Most common, cheap
 - Volatile:
 - must be refreshed (recharged with power) 1000's of times each second
- SRAM (static RAM)
 - Faster than DRAM and more expensive than DRAM
 - Volatile
 - Frequently small amount used in cache memory for high-speed access used

Transistor

Storage capacitor

Bit line

Ground

Bit line

Bit line

Ground

Bit line

Bit lin

ROM - Read Only Memory

- Permanent storage
 - Non-volatile memory to hold software that is not expected to change over the life of the system
- · Used in...

30

- Microprogramming
- Library subroutines
- Systems programs (BIOS)
 - · initial boot instructions and diagnostics
- Function tables

29


Types of ROM

- · Written during manufacture
 - Very expensive for small runs
- Programmable (once)
 - PROM
 - Needs special equipment to program
- · Read "mostly"
 - Erasable Programmable (EPROM)
 - Erased by UV
 - Electrically Erasable (EEPROM)
 - · Takes much longer to write than read
 - Flash memory
 - Erase whole memory electrically

Types of External Memory


- SSD
 - Fast
 - Expensive (relatively)
- Magnetic Disk
 - RAID
 - Removable
- Optical
 - CD-ROM
 - CD-Recordable (CD-R)
 - CD-R/W
 - DVD
- Magnetic Tape


31 32



Input/Output Problems • Wide variety of peripherals - Delivering different amounts of data - At different speeds - In different formats • All slower than CPU and RAM • Need I/O modules

33






I/O Steps

- CPU checks I/O module device status
- I/O module returns status
- If ready, CPU requests data transfer
- I/O module gets data from device
- I/O module transfers data to CPU
- Variations for output, DMA, etc.

I/O Architectures

- I/O can be controlled in four general ways:
 - Programmed I/O
 - Reserves a register for each I/O device.
 - Each register is continually polled to detect data arrival.
 - Interrupt-Driven I/O
 - Allows the CPU to do other things until I/O is requested.
 - Direct Memory Access (DMA)
 - Offloads I/O processing to a special-purpose chip that takes care of the details.
 - Channel I/O
 - Uses dedicated I/O processors.

37 38



Bus • The physical connection that makes it possible to transfer data from one location in the computer system to another Group of electrical conductors for carrying signals from one location to another · 4 kinds of signals – Data • Alphanumeric Ш Numerical ш ш Ш · instructions Addresses - Control signals – Power (sometimes)

39 40

Bus


- Connect
 - CPU and Memory
 - I/O peripherals:
 - on same bus as CPU/memory or separate bus
- Physical packaging commonly called backplane
 - Also called system bus or external bus
 - Example of broadcast bus
 - Part of printed circuit board called motherboard that holds CPU and related components

Bus Characteristics


- · Protocol
 - Documented agreement for communication
 - Specification that spells out the meaning of each line and each signal on each line
- Throughput, i.e., data transfer rate in bits per second
- · Data width in bits carried simultaneously


41 42

Bus types • Data Bus - Carries data - Width is a key determinant of performance • 8, 16, 32, 64 bit • Address bus - Identify the source or destination of data - Bus width determines maximum memory capacity of system • e.g. 8080 has 16 bit address bus giving 64k address space • Control Bus - Control Bus - Control and timing information • Memory read/write; I/O read/write; Transfer acknowledge; Bus request; Bus grant; Interrupt request; Interrupt acknowledge; Clock; Reset





43







45 46










Instructions

- Instruction
 - Direction given to a computer
 - Causes electrical signals to be sent through specific circuits for processing
- · Instruction set
 - Design defines functions performed by the processor
 - Differentiates computer architecture by the
 - · Number of instructions
 - Complexity of operations performed by individual instructions
 - · Data types supported
 - Format (layout, fixed vs. variable length)
 - · Use of registers
 - · Addressing (size, modes)




51 52


Instruction Format

- · Machine-specific template that specifies
 - Length of the op code
 - Number of operands
 - Length of operands
 - Simple 32-bit Instruction Format




Instruction Formats: CISC X_{dst} D_{dst} op code






More Instruction Types

- · Bit manipulation instructions
 - Flags to test for conditions
- · Shift and rotate
- · Program control
- Stack instructions
- Multiple data instructions
- · I/O and machine control





57 58


Program Control Instructions · Program control Calling program Jump and branch - Subroutine call 305 instruction 306 instruction before call 307 CALL 425 308 instruction after call and return Saves program counter somew Jumps to 425 Subroutine 308 425 first instruction 426 instruction 435 return Causing return to instruction after call



59 60







Fetch Cycle

Program Counter (PC)
holds address of next instruction to fetch

Processor fetches instruction from memory location pointed to by PC


Increment PC
Unless told otherwise


Instruction loaded into Instruction Register (IR)


Processor interprets instruction and performs required actions

63

64








A simple example –

- Next figure illustrates a partial program execution
- It adds the contents of the memory word at address 940 to the contents of the memory word at address 941 and stores the result in the address 941.
- Here 3 instructions (3 fetch and 3 execute cycles) are required

67 68




Von Neumann Architecture (1945)
 Stored program concept
 Memory is addressed linearly
 Memory is addressed without regard to content
 This is a general depiction of a von Neumann system:

 These computers employ a fetch-decode-execute cycle to run programs as follows . . .


69 70

Neumann Architecture The control unit fetches the next instruction from memory using the program counter to determine where the instruction is located. | Central Processing Unit | Main | Memory |




von Neumann Architecture

• Any data operands required to execute the instruction are fetched from memory and placed into registers within the CPU.



73 74



76

A virtual processor for understanding instruction cycle The Visible Virtual Machine westin@uri.edu The University of Rhode Island pyright © 2006. All rights reserved <u>o</u>K

75

The VVM Machine

- The Visible Virtual Machine (VVM) is based on a model of a simple computer device called the Little Man Computer which was originally developed by Stuart Madnick in 1965, and revised
- The VVM is a virtual machine because it only appears to be a functioning hardware device.
- In reality, the VVM "hardware" is created through a software simulation.
- One important simplifying feature of this machine is that it works in decimal rather than in the traditional binary number
- Also, the VVM works with only one form of data -
 - decimal integers.

Hardware Components of VVM

- I/O Log
 - This represents the system console which shows the details of relevant events in the execution of the program.
 - Examples of events are the program begins, the program aborts, or input or output is generated.
- · Accumulator Register
 - This register holds the values used in arithmetic and logical
 - It also serves as a buffer between input/output and memory.
 - Legitimate values are any integer between -999 and +999.
 - Values outside of this range will cause a fatal VVM Machine error.
 - Non integer values are converted to integers before being loaded into the register.
- · Instruction Cycle Display
 - This shows the number of instructions that have been executed since the current program execution began.


Hardware Components of VVM

- · Instruction Register (Instr. Reg.).
 - This register holds the next instruction to be executed.
 - divided into two parts:
 - a one-digit operation code, and a two digit operand
 - The Assembly Language mnemonic code for the operation code is displayed below the register.
- Program Counter Register (Prog. Ctr.).
 - The two-digit integer value in this register "points" to the next instruction to be fetched from RAM.
 - Most instructions increment this register during the *execute* phase of the instruction cycle.
- Legitimate values range from 00 to 99.
- A value beyond this range causes a fatal VVM Machine error
- · RAM.
 - The 100 data-word Random Access Storage is shown as a matrix of ten rows and ten columns.
 - The two-digit memory addresses increase sequentially across the rows and run from 00 to 99.
 - Each storage location can hold a three-digit integer value between -999 and +999.

Data and Addresses


- All data and address values are maintained as decimal integers.
- The 100 data-word memory is addresses with two-digit addressed in the range 00-99.
- Each memory location holds one data-word which is a decimal integer in the range -999 -+999.
- Data values beyond this range cause a data overflow condition and trigger a VVM system error.

79 80





81 82



VVM System Errors

 Data value out of range.
 This condition occurs when a data value exceeds the legitimate range -999 - +999.
 The condition will be detected while the data resides in the Accumulator Register.
 Probable causes are an improper addition or subtraction operation, or invalid user input.

 Undefined instruction.
 This occurs when the machine attempts to execute a three-digit value in the Instruction Register which can not be interpreted as a valid instruction code.
 Probable causes of this error are attempting to use a data value as an instruction, an improper Branch instruction, or failure to provide a Halt instruction in your program.

Program counter out of range.
 This occurs when the Program Counter Register is incremented beyond the limit of 99.
 The likely cause is failure to include a Halt instruction in your program, or a branch to a high memory address.

User cancel.
 The user pressed the "Cancel" button during an Input or Output operation.

The Language Instructions

- Load Accumulator (5nn) [LDA nn]
 - The content of RAM address *m* is copied to the Accumulator Register, replacing the current content of the register.

 The content of RAM address *m* remains unchanged. The Program Counter Register is incremented by one
- Store Accumulator (3nn) [STO nn] or [STA nn]
 - The content of the Accumulator Register is copied to RAM address *nn*, replacing the current content of the address.

 The content of the Accumulator Register remains unchanged.
- The Program Counter Register is incremented by one
- Add(1nn)[ADD nn]
 - (a) (ADD m) (ADD m)

 The content of RAM address m is added to the content of the Accumulator Register, replacing the current content of the register.

 The content of RAM address m remains unchanged.

 - The Program Counter Register is incremented by one
- Subtract (2nn) [SUB nn]
 - The content of RAM address *m* is subtracted from the content of the Accumulator Register, replacing the current content of the register. The content of RAM address *nn* remains unchanged.

 - The Program Counter Register is incremented by one.

The Language Instructions

- Input (901) [IN] or [INP]
 - A value input by the user is stored in the Accumulator Register, replacing the current content of the register.
 - Note that the two-digit operand does not represent an address in this instruction, but rather specifies the particulars of the I/O operation (see
 - The operand value can be omitted in the Assembly Language format.
 - The Program Counter Register is incremented by one with this instruction.

• Output (902) [OUT] or [PRN]

- The content of the Accumulator Register is output to the user.
- The current content of the register remains unchanged. Note that the two-digit operand does not represent an address in this instruction, but rather specifies the particulars of the I/O operation (see Input).
- The operand value can be omitted in the Assembly Language format.
- The Program Counter Register is incremented by one with this instruction.

85 86

The Language Instructions

- Branch if Zero (7nn) [BRZ nn]
 - This is a conditional branch instruction
 - It is a conditional trial of the value in the Accumulator Register is zero, then the current value of the Program Counter Register is replaced by the operand value *m* (the result is that the next instruction to be executed will be taken from address nn rather than from the next sequential address).
 - Otherwise (Accumulator >< 0), the Program Counter Register is incremented by one (thus the next instruction to be executed will be taken from the next sequential address).
- Branch if Positive or Zero (8nn) [BRP nn]
 - This is a conditional branch instruction
 - Inis is a conditional branch instruction. If the value in the Accumulator Register is nonnegative (i.e., >= 0), then the current value of the Program Counter Register is replaced by the operand value m (the result is that the next instruction to be executed will be taken from address m rather than from the next sequential address).
 - Otherwise (Accumulator < 0), the Program Counter Register is incremented by one (thus the next instruction to be executed will be taken from the next sequential address).

The Language Instructions

- Branch (6nn) [BR nn] or [BRU nn] or [JMP nn]
 - This is an unconditional branch instruction
 - The current value of the Program Counter Register is replaced by the operand value nn.
 - The result is that the next instruction to be executed will be taken from address nn rather than from the next sequential addre
 - The value of the Program Counter Register is not incremented with this
- No Operation (4nn) [NOP] or [NUL]
 - This instruction does nothing other than increment the Program Counter Register by one.
 - The operand value *m* is ignored in this instruction and can be omitted in the Assembly Language format.

 This instruction is unique to the VVM and is not part of the Little Man Model.
- Halt (0nn) [HLT] or [COB]
 - Program execution is terminated
 - The operand value m is ignored in this instruction and can be omitted in the Assembly Language format.

87

Embedding Data in Programs

- Data values used by a program can be loaded into memory along with the program.
- In Machine or Assembly Language form simply use the format "snnn" where s is an optional sign, and *nnn* is the three-digit data value.
- In Assembly Language, you can specify "DAT snnn" for clarity.

Address vs. Content

Address

- Addresses are consecutive
- Content may be Data or Instructions

Address Content

- Content: Instructions
 - Op code

88

- · Operation code
- Arbi

itrary mnemonic	
-----------------	--

- Operand
 - · Object to be manipulated
- Data or Address of data

Assembly Language

- Specific to a CPU
- 1 to 1 correspondence between assembly language instruction and binary (machine) language instruction
- Mnemonics (short character sequence) represent instructions
- Used when programmer needs precise control over hardware,
 - e.g., device drivers

• Assume data is stored in mailboxes with addresses > 80 • Write instructions						
Mailbox	Mnemonic	Code	Instruction Description	Store the #		
00	IN	901	;input 1 st Number			
01	STO 85	399	;store data	Input a #		
02	IN	901	;input 2 nd Number			
03	ADD 85	199	;add 1 st # to 2 nd #	Add		
04	OUT	902	;output result			
05	СОВ	000	;stop	Output the		
85	DAT 00	000	;data	number		
				92		

91 92

Find Positive Difference of 2 Numbers						
00	IN	901				
01	STO 10	310				
02	IN	901				
03	STO 11	311				
04	SUB 10	210				
05	BRP 08	808	;test			
06	LDA 10	510	;if negative, reverse order			
07	SUB 11	211				
08	OUT	902	;print result and			
09	COB	000	;stop			
10	DAT 00	000	;used for data			
11	DAT 00	000	;used for data			

